Schematics For Lunzn r68s


RK3568

Main Functions Introduction


- 1) PMIC: RK809-5+DiscretePower 2) RAM: LPDDR4 1x32Bit 16Gb
- 3) ROM: eMMC5.1 64Gb
- 4) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST
- 5) Support: 2 x 1Lanes PCIe 2.5G Ethernet
- 6) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 7) Support: 1 x IR Receiver
- 8) Support: 1 x Power LED,1 x Sytem LED RJ45^LED
- 9) Support: 1 x Recovery Key
- 10) Support: Debug UART

		人	深圳	市岚正	科技	有阳	見公司	ij
Ρ	roject	Lunzn_R66s						
S	ize A4	Document Number 01.Cover Pag	е					Rev V1
D	ate:	Thursday, June 23, 2	022	Sheet	1	of	27	7


Lunzn r68s Block Diagram







Power Sequence





Power	Channel	Supply	Power	Time	Default
Supply		Limit	Name	Slot	Voltage
VCC12V DCIN	BUCK	3.0A	VCC3V3 SYS	Slot:0	3.3V
VCC12V_DC1N	BUCK	3.UA	VCC3V3_373	3101.0	3.34
VCC12V_DCIN	BUCK	3.0A	VCC5V0_SYS	Slot:0	5.2V
VCC3V3_SYS			VCC3V3_PMUIO	Slot:0	3.3V
VCC3V3_SYS	LDO	0.3A	VDDA_0V9	Slot:1	0.9V
VCC3V3_SYS	BUCK	1.5A	VDD_LOGIC	Slot:1	0.9V
VCC3V3_SYS	BUCK	3.0A	VDD_GPU/NPU	Slot:1	0.9V
VCC3V3_SYS	BUCK	5.0A	VDD_CPU	Slot:1	0.9V
VCC3V3_SYS	LDO	0.3A	VCC2V5_DDR	Slot:1	2.5V
VCC3V3_SYS	LDO	0.5A	VCC_1V8	Slot:2	1.8V
VCC3V3_SYS	LDO	0.5A	VCCA_1V8	Slot:2	1.8V
VCC3V3_SYS	BUCK	1.5A	VCC_DDR	Slot:2	1.2V DDR4
VCC3V3_SYS	MOS	2A	VCC_3V3	Slot:3	3.3V
VCC3V3_PMUIO	RESETn				

IO Power Domain Map Updates must be Revision accordingly!


IO .	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Makas
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source Voltage		Notes
PMUIO1	Pin Y20	>	×	VCC_3V3	VCC_3V3	3.3V	
PMUIO2	Pin W19	>	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO1	Pin H17	>	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO2	Pin H18	>	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCI03	Pin L22	>	/	VCC_3V3	VCC_3V3	3.3V	
VCCIO4	Pin J21	>	/	VCC_1V8	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	>	/	VCC_3V3	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	>	/	VCC_1V8	VCC_1V8	1.8V	
VCCI07	Pin V12	✓	✓	VCC_3V3	VCC_3V3	3.3V	

	2	党正科技 LUNZN TECHNOLOGY	深圳ī	市岚正和	抖技	有限	公司	j
Pr	roject	Lunzn_R66s						
	Size Document Number 04. Power Sequence/IO Domain Map							
Da	ate:	Thursday, June 23, 2	2022	Sheet	4	of	27	







Rockchip Confidential







RK3568 J(VCCIO3 Domain)



☆ 際正科技 深圳市 岚正科技有限公司


Project Lunzn_R66s

Size Document Number
A3 08. RK(3568_Flash/SD Controller V1.1

Date: Thursday, June 23, 2022 Sheet 8 of 27


RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568_V(USB2.0 HOST) 90 Ohm ±10% USB3.0 USB2.0 HOST OTGO HS/FS/LS USB2_HOST2_DP R1 X USB2_HOST2_DM X -(USB3_OTG0_VBUSDET [19] USB3 OTG0 VBUSDET (USB Download) C1400 100nF USB3 OTG0 ID 90 Ohm ±10% USB2_HOST3_DP T1 X USB2_HOST3_DM X USB3.0 USB3 HOST1 DF HOST1 HS/FS/LS USB3_HOST1_DN SB3 HOST1 DM [19] USB AVDD 0V9 USB3_AVDD_0V9 USB3.0 0.1R 1% USB3 AVDD 0V R0603 USB AVDD 1V8 USB3 AVDD 1V8 USB2_AVDD_0V9 OTG0/HOST1 HS/FS/LS USB3 AVDD 1V8 Power VCC 3V3 USB2_AVDD_1V8 USB3 AVDD 3V3 USB3_AVDD_3V C1401 C1402 ` USB2 AVDD 3V3 X5R X5R X5R MULTI_PHY0/1/2 6.3V 6.3V C0201 C0201 6.3V USB3.0 OTG0 SS BGA636_19R00X19R00X1R20 and SATAO Mux 如果不使用的模块不供电, USB3_OTG0_SSTXP/SATA0_TXF USB3_OTG0_SSTXN/SATA0_TXN SUSB3 OTG0 SSTXP [19 那么需要软件 对DTS 中对应的节点进行 disable isable 配置 , ->USB3_OTG0_SSTXN [19] 90 Ohm ±10% 否则 可能 会 引起内核初始化卡死现象。 USB3_OTG0_SSRXP [19] USB3_OTG0_SSRXP/SATA0_RXP USB3_OTG0_SSRXN/SATA0_RXN 90 Ohm ±10% RK3568 W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux SUSB3 HOST1 SSTXP [19] USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_M0 USB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_M0 -SUSB3_HOST1_SSTXN [19] 100 Ohm ±10% USB3_HOST1_SSRXP [19] USB3 HOST1 SSRXP/SATA1 RXP/OSGMII RXP M0 100 Ohm ±10% $PCIe3.0 \times 2$ USB3 HOST1 SSRXN/SATA1 RXN/QSGMII RXN M0 85 Ohm ±10% PCIE30_TX0P PCIE30_TX0N PCIe2.0 and SATA2 SPCIE30 TX1P 85 Ohm ±10% PCIE30_TX1F PCIE30_TX1F and QSGMII M1 Mux PCIE30_TX1N [24] PCIE20 TXP/SATA2 TXP/QSGMII TXP M1 PCIE30_RX0P [23] 85 Ohm ±10% PCIE30 RX0F PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M1 PCIE30_RX0N PCIE30_RX1P [24] 85 Ohm ±10% PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M1 PCIE20_RXN/SATA2_RXN/QSGMII_RXN_M1 PCIE30_RX1 V24 V25 PCIE20_REFCLKP PCIE30_REFCLKP_II PCIE30_REFCLKN_II [22] [22] 100 Ohm ±10% PCIE30_REFCLKN_IN U19 PCIE30_RESREF R14061 2 200R 1% MULTI PHY MULTI_PHY0_REFCLKP PCIE30_RESREF REFCLK MULTI_PHY0_REFCLKN PCIE30_AVDD_0V9 VDDA_0V9 MULTI_PHY1_REFCLKP U25 X PCIE30_AVDD_0V9_ PCIE30_AVDD_0V9_2 MULTI_PHY_AVDD_0V9 VDDA 0V9 PCIE30_AVDD_1V8 R14091 _ _ _ 2 0.05R 1% VCCA 1V8 MULTI_PHY_AVDD_0V9_1 MULTI_PHY_AVDD_0V9_2 MULTI_PHY_AVDD_1V8 VCCA_1V8 PCIE30_AVDD_1V 2 0.05R 1% R14111 MULTI_PHY_AVDD_1V8 C1407 -C1408 C1409 C1410 BGA636_19R00X19R00X1R20 C1411 C1412 100nF C1413 C1414 100nF =X5R 4.7uF X5R BGA636 19R00X19R00X1R20 X5R X5R X5R X5R X5R 6.3V 6.3V C0201 C0402 C0402 C0201 C0201 C0402 C0402 Note: Caps of between dashed green lines and U1000 🔔 岗正科技 深圳市岚正科技有限公司 should be placed under the U1000 package. Other caps should be placed close to the U1000 package Lunzn_R66s 09.RK3568 USB/PCIe/SATA PHY Thursday, June 23, 2022

RK3568_K(VCCIO4 Domain)






RK3568 N(VCCIO7 Domain)



RK3568 O(SARADC/OTP)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



RK3568_P(MIPI_CSI_RX)



RK3568_M(VCCIO6 Domain)

OF_D1			/ I2S1 MCLK M1		/ GPIO3_C6_d
	/ EBC_SDD01	/ SDMMC2_D1_M0	/ I2S1 SCLK TX M1	/ VOP_BT656_D1_M1	GPIO3_C7_d
IF D2	/ EBC SDD02	/ SDMMC2 D2 M0	/ I2S1 LRCK TX M1	/ VOP_BT656_D2_M1	/ GPIO3_D0_d
IF_D3	/ EBC_SDD03	/ SDMMC2 D3 M0	/ I2S1 SD00 M1	/ VOP_BT656_D3_M1	GPIO3 D1 d
IF D4	/ EBC SDD04	/ SDMMC2 CMD M0	/ I2S1 SDI0 M1	/ VOP BT656 D4 M1	/ GPIO3_D2_d
CIF D5 CIF D6	/ EBC SDD05 / EBC SDD06	/ SDMMC2 CLK M0 / SDMMC2 DET M0	/ 1281 SDI1 M1 / 1281 SDI2 M1	/ VOP BT656 D5 M1 / VOP BT656 D6 M1	GPIO3 D3 d
CIF_D6	/ EBC SDD06	/ SDMMC2_DET_MU / SDMMC2_PWREN_M0	/ 12S1_SD12_M1	/ VOP BT656 D6 M1	GPIO3_D4_d
SIF D7	/ EBC_SDDO7	/ SDMMCZ PWREN MU	/ 1281 SD13 M1	/ VOP BT656 D/ MI	GPIO3 D5 d
CIF_D8	/ EBC_SDDO8	/ GMAC1_TXD2_M1	/ UART1 TX M1	/ PDM_CLK0_M1	/ GPIO3_D6_d
CIF_D9	/ EBC_SDD09	/ GMAC1_TXD3_M1	/ UART1_RX_M1	/ PDM_SDIO_M1	/ GPIO3_D7_d
CIF_D10	/ EBC SDD010	/ GMAC1 TXCLK M1		/ PDM CLK1 M1	GPIO4_A0_d
CIF D11 CIF D12	/ EBC SDD011 / EBC SDD012	/ GMAC1 RXD2 M1 / GMAC1 RXD3 M1		/ PDM_SDI1_M1 / PDM_SDI2_M1	GPIO4 A1 d
CIF_D12 CIF_D13			/ UART7 TX M2 / UART7 RX M2	/ PDM SDI2 M1 / PDM SDI3 M1	/ GPIO4_A2_d / GPIO4_A3_d
CIF D14	/ EBC SDD013 / EBC SDD014	/ GMAC1 RXCLK M1 / GMAC1 TXD0 M1	/ UART9 TX M2	/ I2S2 LRCK TX MI	GPIO4 A3 d
CIF_D14	/ EBC SDD014	/ GMAC1 TXD1 M1	/ UART9 RX M2	/ 12S2 LRCK RX M1	GPIO4 A4 d
ISP_FLASHTRIGOUT		/ GMAC1_TXEN_M1	/ SPI3_CS0_M0	/ I2S1 SCLK RX M1	/ GPIO4_A6_d
CAM_CLKOUT0	/ EBC_SDCE1	/ GMAC1 RXD0 M1	/ SPI3 CS1 M0	/ I2S1 LRCK RX M1	/ GPIO4_A7_d
CAM_CLKOUT1	/ EBC_SDCE2	/ GMAC1_RXD1_M1	/ SPI3_MISO_M0	/ I2S1_SD01_M1	/ GPIO4 B0 d
ISP_PRELIGHT_TRIG	/ EBC_SDCE3	/ GMAC1_RXDV_CRS_M1		/ I2S1 SDO2 M1	/ GPIO4 B1 d
I2C4 SDA MO	/ EBC VCOM	/ GMAC1 RXER M1	/ SPI3 MOSI MO	/ I2S2 SDI M1	/ GPIO4 B2 d
I2C4 SCL MO	/ EBC GDOE	/ ETH1 REFCLKO 25M M1	/ SPI3 CLK MO	/ 12S2 SDO M1	GPIO4 B3 d
I2C2 SDA M1 I2C2 SCL M1	/ EBC_GDSP	/ CAN2 RX M0 / CAN2 TX M0	/ ISP_FLASH_TRIGIN	/ VOP BT656 CLK M1	
IZCZ_SCL_MI	/ EBC SDSHR	/ CANZ TX MU		/ I2S1_SDO3_M1	GPIO4_B5_d
CIF_HREF	/ EBC_SDLE	/ GMAC1_MDC_M1	/ UART1_RTSn_M1	/ I2S2 MCLK_M1	/ GPIO4_B6_d
CIF_VSYNC	/ EBC_SDOE	/ GMAC1_MDIO_M1		/ I2S2 SCLK TX M1	GPIO4_B7_d
CIF_CLKOUT	/ EBC GDCLK		/ PWM11 IR M1		GPIO4 C0 d
			/ UART1 CTSn M1		GPIO4 C1 d

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input Support BT656 YCbCr 422 8bit input Support RAW 8/10/12bit input Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rev V1.1 で Thursday, June 23, 2022 Sheet 11 of 27


RK3568 R (MIPI DSI TX0/LVDS TX0) MIPI DSI TX0/LVDS TX0 DOP AHIT, AGG MIPI DSI TX0 DIPILVDS TX0 DOP AHIT, AGG MIPI DSI TX0 DIPILVDS TX0 DOP AHIT, AGG MIPI DSI TX0 DZPILVDS TX0 DOP AHIT, AGG MIPI DSI TX0 DZPILVDS TX0 DZP AHIT, AGG MIPI DSI TX0 CLKPILVDS TX0 DZP AHIT, AGG MIPI DSI TX0 DZP ALITO DZP A

RK3568_S(MIPI_DSI_TX1)



如果不使用的模块不供电, 那么需要软件 对DTS 中对应的节点进行 disable isable 配置 , 否则 可能 会 引起内核初始化卡死现象。


RK3568_T(eDP TX)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)



Thursday, June 23, 2022

RK3568_L(VCCIO5 Domain)

U1000L						•
TOCTOR	Domoin					
ACCIOS	Domain					
Operati	ng Voltage=1.	.8V/3.3V				
Ť	3					400
LCDC D0	/ VOP BT656 D0 M0	/ SPIO MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d	AG6 AD7
LCDC D1	/ VOP BT656 D1 M0	/ SPIO MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	GPIO2_D1_d	AC8
LCDC D2	/ VOP BT656 D2 M0	/ SPIO CSO M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2 .	GPIO2 D2 d	AC7
LCDC_D3	/ VOP BT656 D3 M0	/ SPIO CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDI0 M2	GPIO2 D3 d	AF5
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	GPIO2 D4 d	AF6
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2_D5_d	AD6
LCDC D6	/ VOP BT656 D6 M0 / VOP BT656 D7 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1 / UART8 TX M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d	AH5
LCDC D7	/ VOP B1636 D/ MU	/ SPI2 MISO M1	/ UARTS TX MI	/ I2S1 SD00 M2	/ GPIO2 D7 d	
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	GPIO3 A0 d	AH4 ×
Tana no	/ MOD DE1100 DO	/ CDI1 CCO M1	/ DOTESONI DEDOM: NO	/ approved no wil	/ ODIO2 A4 d	AB8 🔍
LCDC D8 LCDC D9	/ VOP BT1120 D0	/ SPI1 CS0 M1 / GMAC1 TXD2 M0	/ PCIE30X1 PERSTn M1 / I2S3 MCLK M0	/ SDMMC2 D0 M1 / SDMMC2 D1 M1	/ GPIO3_A1_d	AE5
LCDC D9	/ VOP BT1120 D1 / VOP BT1120 D2	/ GMAC1 TXD3 M0	/ 12S3 MCLK MU / 12S3 SCLK MO	/ SDMMC2 D1 M1 / SDMMC2 D2 M1	GPIO3 A2 d	AG4 🗘
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 MU / GMAC1 RXD2 M0	/ 1283 SCLK MU	/ SDMMC2 D2 M1	GPIO3 A3 d GPIO3 A4 d	AF4 🗘
LCDC D12	/ VOP BT1120 D3	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	GPIO3 A4 d	AH3
LCDC D12	/ VOP BT1120 D4	/ GMAC1 TXCLK M0	/ I2S3 SD0 M0	/ SDMMC2 CLK M1	GPIO3 A6 d	AG3
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	., 1200 021 110	/ SDMMC2 DET M1	GPIO3 A7 d	AH2
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLKO 25M MO		/ SDMMC2 PWREN M1	GPIO3 B0 d	AG2
					0. 100_00_0	AG1
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3_B1_d	AF2
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	GPIO3 B2 d	AF1
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	GPIO3_B3_d	AE1
LCDC_D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	GPIO3 B4 d	AE2
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d	AE3
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR MO	/ GPIO3_B6_d	AD4
LCDC D22 LCDC D23	/ PWM12 M0 / PWM13 M0	/ GMAC1 TXEN M0 / GMAC1 MCLKINOUT M0	/ UART3 TX M1 / UART3 RX M1	/ PDM SDI2 M2 / PDM SDI3 M2	/ GPIO3 B7 d / GPIO3 C0 d	AD2
TCDC D23	/ PWMI3 MU	/ GMACI MCLAINOUI MU	/ UARIS KA MI	/ PDM SDIS MZ	GPIU3 CU a	^
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d	AD1
LCDC VSYNC	/ VOP BT1120 D13	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SD02 M2	/ GPIO3 C2 d	AA7
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	GPIO3 C3 d	AC4
		·			0.100_00_4	A C 2
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1		GPIO3 C4 d	AC3 AC2
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2 .	GPIO3 C5 d	AC2 X
						V10 🗸
					VCCIO5_1	V11 🔾
					VCCIO5_2	
RK3568						J
2K 3568						

RK3568

BGA636_19R00X19R00X1R20

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

1	岚正科技 LUNZN TECHNOLOGY	深圳市员		技术		<u>公</u> 言	ij
Project	Lunzn_R66s						
Size A4	Document Number 13.RK3568_V	O Interface	_2				Rev V1.1
Date:	Thursday, June 23, 2	2022	Sheet	13	of	27	·

RK3568 H(VCCIO1 Domain)


RK3568


BGA636_19R00X19R00X1R20


Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package


-	 	深圳	市岚.	正科	技有	有限	公司]
Project	Lunzn_R66s							
Size A4	Document Number 14.RK3568_A	udio Int	terface				F	Rev V1.1
Date:	Thursday, June 23, 2	022	Sh	neet	14	of	27	




















Rockchip Confidential









If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA . The output current (IOH) is 6 * IREF . $6x2.32X50{=}696mV$



