

RX Family

QSPI Clock Synchronous Single Master Control Module

Using Firmware Integration Technology

Introduction

This application note describes a clock synchronous single master control module, which uses clock synchronous serial communication over the quad serial peripheral interface (QSPI) on RX Family microcontrollers, and explains its use. The module is a clock synchronous single master control module using Firmware Integration Technology (FIT). It is referred to below as the QSPI FIT module. Other similar function control modules using FIT are referred to as FIT modules or as "function name" FIT modules.

SPI/QSPI mode single master control can be enabled by adding slave device selection control by means of port control.

The QSPI FIT module implements single master basic control. Use the QSPI FIT module to create software for controlling slave devices.

Target Devices

Supported microcontroller RX64M Group, RX65N Group, RX71M Group

Device on which operation has been confirmed

Renesas Electronics R1EX25xxx Series Serial EEPROM, 16 Kbit

Macronix International MX25/66L family serial NOR flash memory, 32 Mbit

When applying the information in this application note to a microcontroller other than the above, modifications should be made as appropriate to match the specification of the microcontroller and careful evaluation performed.

Note that the expression "RX Family microcontroller" is used in the discussion that follows for convenience as the target devices span multiple product groups.

Target Compilers

- Renesas Electronics C/C++ Compiler Package for RX Family
- GCC for Renesas RX
- IAR C/C++ Compiler for Renesas RX

For details of the confirmed operation contents of each compiler, refer to "5.1 Operating Confirmation Environment".

Related Documents

The applications notes that are related to this application note are listed below. Reference should also be made to those application notes.

- Firmware Integration Technology User's Manual (R01AN1833)
- Board Support Package Module Using Firmware Integration Technology (R01AN1685)
- RX Family LONGQ Module Using Firmware Integration Technology (R01AN1880)
- RX Family DMA Controller DMACA Control Module Using Firmware Integration Technology(R01AN2063)
- RX Family DTC Module Using Firmware Integration Technology(R01AN1819)
- RX Family Compare Match Timer Module Using Firmware Integration Technology (R01AN1856)
- RX Family EEPROM Access Clock Synchronous control module Using Firmware Integration Technology (R01AN2325)
- RX Family General Purpose Input/Output Driver Module Using Firmware Integration Technology (R01AN1721)
- RX Family Multi-Function Pin Controller Module Using Firmware Integration Technology (R01AN1724)

Contents

1. OV	VERVIEW	5
1.1	QSPI FIT Module	5
1.2	Overview of QSPI FIT Module	5
1.3	OVERVIEW OF APIS	6
1.4	Example	7
1.5	State Transition Diagram	24
2. AP	PI INFORMATION	26
2.1	Hardware Requirements	26
2.2	SOFTWARE REQUIREMENTS	26
2.3	Supported Toolchain	26
2.4	Interrupt vector	27
2.5	Header Files	28
2.6	Integer Types	28
2.7	COMPILE SETTINGS	28
2.8	Code Size	30
2.9	Arguments	31
2.10	RETURN VALUES	32
2.11	CALLBACK FUNCTION	32
2.12	Adding the FIT Module to Your Project	32
2.13	PERIPHERAL FUNCTIONS AND MODULES OTHER THAN QSPI	33
2.14	Using the Module in Other Than an FIT Module Environment	36
3. AP	PI FUNCTIONS	37
3.1	R_QSPI_SMstr_Open()	37
3.2	R_QSPI_SMstr_Close()	39
3.3	R_QSPI_SMstr_Control()	40
3.4	R_QSPI_SMstr_Write()	42
3.5	R_QSPI_SMstr_Read()	44
3.6	R_QSPI_SMstr_Get_BuffRegAddress()	46
3.7	R_QSPI_SMstr_Int_Spti_Ier_Clear()	47
3.8	R_QSPI_SMstr_Int_Spri_Ier_Clear()	48
3.9	R_QSPI_SMstr_Int_Spti_Dmacdtc_flag_Set()	49
3.10	R_QSPI_SMstr_Int_Spri_Dmacdtc_flag_Set()	50
3.11	R_QSPI_SMstr_GetVersion()	51
3.12	R_QSPI_SMstr_Set_LogHdlAddress()	52
3.13	R_QSPI_SMstr_Log()	53
3.14	R_QSPI_SMstr_1ms_Interval()	55

4.	PIN	N SETTING	56
5.	AP	PENDIX	58
5.	.1	OPERATING CONFIRMATION ENVIRONMENT	58
5.	.2	Trouble Shooting	60
5.	.3	DETAILS OF FUNCTIONS OF TARGET MICROCONTROLLER QSPI LAYER	61
5.	.4	DETAILS OF FUNCTIONS OF TARGET MICROCONTROLLER DEV LAYER	75
5.	.5	NOTE ON DRIVE CAPACITY CONTROL REGISTER (DSCR) SETTING	83
5.	.6	PORT FUNCTIONS OF QSPI PINS ON EACH MICROCONTROLLER	83
6	RE	FERENCE DOCUMENTS	84

1. Overview

1.1 QSPI FIT Module

The QSPI FIT module can be combined with other FIT modules for easy integration into the target system.

The functions of the QSPI FIT module can be incorporated into software programs by means of APIs. For information on incorporating the QSPI FIT module into projects, see 2.12 Adding the FIT Module to Your Project, and 2.13Peripheral Functions and Modules Other than QSPI.

1.2 Overview of QSPI FIT Module

The QSPI built into the RX Family microcontroller is used to implement clock synchronous control. QSPI mode single master control can be enabled by adding slave device selection control by means of port control.

Table 1-1 lists the peripheral devices used and their applications, and Figure 1-1 shows a usage example.

The functions of the module are described briefly below.

- Block type device driver for clock synchronous single master using the QSPI, with the RX Family microcontroller as the master device
- Support for Clock Synchronous Single-SPI, Dual-SPI, and Quad-SPI Modes
- The QSPI operates in clock synchronous serial communication mode. It can control one or more channels specified by the user.
- Reentrancy from a different channel is possible.
- Slave device selection control is unsupported.
 - Slave device selection control must be implemented separately by means of port control.
- Operation with both big-endian and little-endian data order is supported.
- Data is transferred in MSB-first format.
- Only software transfers are supported.

A separate DMAC or DTC transfer program is required to perform DMAC or DTC transfers.

Table 1-1 Peripheral Devices Used and Their Uses

Peripheral Device	Use
QSPI	Clock synchronous serial: Single or multiple channels (required)
Port	For slave device selection control signals: A number of ports equal to the number of devices used are necessary (required).
	Not used by QSPI FIT module.




Figure 1-1Sample Configuration

1.3 Overview of APIs

Table 1-2 lists the API functions of the QSPI FIT module.

Table 1-2 API Functions

Function Name	Description
R_QSPI_SMstr_Open()	Driver initialization processing
R_QSPI_SMstr_Close()	Driver end processing
R_QSPI_SMstr_Control()	Driver control (SPI mode and bit rate) setting processing
R_QSPI_SMstr_Write() *1	Single master transmit (single-SPI/dual-SPI/quad-SPI) processing
R_QSPI_SMstr_Read() *1	Single master receive (single-SPI/dual-SPI/quad-SPI) processing
R_QSPI_SMstr_Get_BuffRegAddress()	SPDR register address acquisition processing
R_QSPI_SMstr_Int_Spti_ler_Clear()	SPTI transmit interrupt request disable processing
R_QSPI_SMstr_Int_Spri_ler_Clear()	SPRI receive interrupt request disable processing
R_QSPI_SMstr_Int_Spti_Dmacdtc_Flag_Set()	DMAC/DTC transmit-end flag setting processing
R_QSPI_SMstr_Int_Spri_Dmacdtc_Flag_Set()	DMAC/DTC receive-end flag setting processing
R_QSPI_SMstr_GetVersion()	Driver version information acquisition processing
R_QSPI_SMstr_Set_LogHdlAddress()	LONGQ FIT module handler address setting processing
R_QSPI_SMstr_Log()	Error log acquisition processing using LONGQ FIT module
R_QSPI_SMstr_1ms_Interval() *2	Interval count processing

Note 1: To speed up QSPI control, 32-bit access is used for the SPDR register. Align the start address with a 4-byte boundary when specifying transmit and receive data storage buffer pointers.

Note 2: This function must be called at 1 millisecond (ms) intervals, using a hardware or software timer, in order to implement timeout detection when using DMAC transfer or DTC transfer.

1.4 **Example**

1.4.1 **Hardware Settings**

(1) Hardware Configuration Example

Figure 1-2 is a connection diagram. To achieve high-speed operation, consider adding damping resistors or capacitors to improve the circuit matching of the various signal lines.

Do not fail to perform pull-up processing. Without pull-up processing, the slave device may enter the write protect state or hold state when a data line is in the Hi-Z state.




Figure 1-2 Sample Wiring Diagram for a RX Family MCU QSPI and a QSPI Slave Device

(2) List of Pins

Table 1-3 lists the pins that are used and their uses.

Table 1-3 List of Pins Used

Pin Name	I/O	Description	
QSPCLK	Output	Clock output	
QMOSI/QIO0*1	I/O	Master data output/Data 0	
QMISO/QIO1*2	I/O	Master data input/Data 1	
QIO2	I/O	Data 2	
QIO3	I/O	Data 3	
Figure2-1 Port(CS#)	Output	Slave device select output	
		Not used by QSPI FIT module.	

Notes: 1. Abbreviated below as QIO0.

2. Abbreviated below as QIO1.


1.4.2 Software

(1) Operation Overview

Utilizing the clock synchronous serial communication functionality of the QSPI, clock synchronous single master control is implemented using the internal clock.

(2) Controllable Slave Devices

Slave devices that support SPI mode 3 (CPOL = 1, CPHA = 1), illustrated in Figure 1-3, can be controlled by the module. The figure shows the polarity and phase of the input and output signals. It does not indicate the bus width.



- MCU → Slave device transmission: Transmission of transmit data is started on the falling edge of the transfer clock.
- Slave device → MCU reception: The receive data is taken in on the rising edge of the transfer clock.
- MSB-first mode transfer

The level of the QSPCLK pin is held high when no transfer processing is in progress.

Figure 1-3 Timing of Controllable Slave Devices

Refer to the User's Manual: Hardware of the microcontroller and the data sheet of the slave device to determine the usable serial clock frequencies.

(3) Slave Device CE# Pin Control

The QSPI FIT module does not control the CE# pin of the slave device. To control a slave device, functionality to control the CE# pin of the slave device must be added separately.

Control is implemented by establishing a connection to the ports of the microcontroller and using the microcontroller's general port output for control.

In addition, it is necessary to provide a sufficient time interval (slave device CE# setup time) from the falling edge of the slave device's CE# (microcontroller port (CS#)) signal to the falling edge of the slave device's CLK (microcontroller QSPCLK) signal.

In like manner, it is necessary to provide a sufficient time interval (slave device CE# hold time) from the rising edge of the slave device's CLK (microcontroller QSPCLK) signal to the rising edge of the slave device's CE# (microcontroller port (CS#)).

Check the data sheet of the slave device and set the software wait time to match the system characteristics.

(4) Software Structure

Figure 1-4 shows the software structure.

Use the QSPI FIT module to create software for controlling slave devices.

Note that sample software for controlling slave devices is available for download.




Figure 1-4 Software Structure

(a) User API layer (r_qspi_smstr.c)

This is the QSPI clock synchronous single master control segment, which is not dependent on the specifications of the microcontroller or the QSPI.

It also includes transfer start setting processing required for DMAC control or DTC control. It can be used in combination with the DMAC FIT module or DTC FIT module.

(b) Target microcontroller QSPI layer (r_qspi_smstr_target.c)

This is the QSPI resource control segment.

Separate versions are provided to accommodate different channel counts or QSPI specifications.

(c) Target microcontroller dev layer (r_qspi_smstr_target_dev_port.c)

This segment controls resources other than the QSPI.

This segment controls functions such as the I/O ports and multi-function pin controller. It must be incorporated into the system as necessary by using additional modules, etc.

(d) Control software for slave device

Sample code for controlling Renesas Electronics R1EX25xxx series serial EEPROM (R01AN2325EJ) is provided as an example for reference. The SPI serial EEPROM Control Software has driver interface functions (r eeprom spi drvif devX.c: X=0 or 1) to incorporate the QSPI FIT module.

(5) Data Buffers and Transmit/Receive Data

The QSPI FIT module is a block type device driver that sets transmit and receive data pointers as arguments. The arrangement of data in the data buffer in RAM and the transmit and receive sequences are illustrated below. Regardless of the endian mode and the serial communication function, data is transmitted in the order in which it is arranged in the transmit data buffer, and it is written to the receive data buffer in the order in which it is received.

Master transmit

Transmit data buffer in RAM (numbers indicate bytes) 508 509 510 511 Data transmission sequence Writing to slave device (numbers indicate bytes) 0 508 509 510 511 1 . . . Data reception sequence Master receive Reading from slave device (numbers indicate bytes) 508 509 510 511 Data transmission sequence Data buffer in RAM (numbers indicate bytes) 509 510 0 1 508 511 . . . Writing to receive data buffer

Figure 1-5 Data Buffers and Transmit/Receive Data

(6) Single Master Transmit Processing Start Checks arguments. Parameter check In case of DMAC/DTC transfer ☐ 4-byte boundary check of buffer address □ Data count check (multiple of 16) Yes Software transfer? No Dual-SPI/quad-SPI SPI operation Single-SPI Dual-SPI/quad-SPI transmit Single-SPI transmit r_qspi_smstr_single_writeread_ r_qspi_smstr_dualquad_write_ software() software() Yes DMAC/DTC transfer? No Dual-SPI/quad-SPI SPI operation Single-SPI Single-SPI transmit Dual-SPI/quad-SPI transmit r_qspi_smstr_single_writeread_ r_qspi_smstr_dualquad_write_ dmacdtc() dmacdtc() Set parameter error End

Figure 1-6 Data Transmit Processing

(a) Single-SPI Transmit Processing (Software) Start Sets transfer data length and specifies single-SPI mode. Enable single-SPI transmission Sets MPC (enables QSPI pin). r_qspi_smstr_trx_enable_single() Sets SPCR (enables transmission) Fewer than 16 bytes Transmit byte count □ 16 16 or more bytes Rearranges the data according to the endian mode Write transmit data (16 bytes). _qspi_smstr_tx_software_trans() Writes the transmit data to SPDR (16 bytes). Decrement transmit byte count trx_cnt - = QSPI_FIFO_HALF_SIZE Update data storage pointer p_tx_data += (uint8_t) QSPI_FIFO_HALF_SIZE Clear transmit buffer-empty flag SPSR.SPTEF ← 0b Fewer than 16 bytes Transmit byte count □ 16 16 or more bytes Wait for transmit buffer-empty Waits for transmit buffer-empty by polling the transmit If a timeout occurs, stop buffer-empty flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Rearranges the data according to the endian mode Write transmit data (16 bytes). r_qspi_smstr_tx_software_trans() Writes the transmit data to SPDR (16 bytes). Decrement transmit byte count trx_cnt - = QSPI_FIFO_HALF_SIZE Update data storage pointer p_tx_data += (uint8_t) QSPI_FIFO_HALF_SIZE Clear transmit buffer-empty flag SPSR.SPTEF ← 0b Wait for receive buffer-full Waits for the receive buffer-full by polling the If a timeout occurs, stop receive buffer-full flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Read dummy receive data Reads dummy data from SPDR (16 bytes). r_qspi_smstr_rx_software_trans_ dummy() Clear receive buffer-full flag SPSR.SPRFF ← 0b Transmit byte count □ 16 16 or more bytes Fewer than 16 bytes

Figure 1-7 Single-SPI Transmit Processing 1 (Software)




Figure 1-8Single-SPI Transmit Processing 2 (Software)

(b) Dual-SPI/Quad-SPI Transmit Processing (Software) Start Sets transfer data length and specifies No dual-SPI/quad-SPI mode. **Dual-SPI transmit?** Sets MPC (enables QSPI pin). Sets SPCR (enables transmission) Yes Enable quad-SPI transmission Enable dual-SPI transmission r_qspi_smstr_tx_enable_dual() r_qspi_smstr_tx_enable_quad() Fewer than 16 bytes Transmit byte count 16 16 or more bytes Wait for transmit buffer-empty Waits for transmit buffer-empty by polling the transmit If a timeout occurs, stop buffer-empty flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Rearranges the data according to the endian mode Write transmit data (16 bytes). r_qspi_smstr_tx_software_trans() Writes the transmit data to SPDR (16 bytes). trx_cnt - = QSPI_FIFO_HALF_SIZE Decrement transmit byte count Update data storage pointer p_tx_data += (uint8_t) QSPI_FIFO_HALF_SIZE Clear transmit buffer-empty flag SPSR.SPTFF ← 0b Transmit byte count □ 16 16 or more bytes Fewer than 16 bytes No Transmit byte count != 0 Yes Wait for transmit buffer-empty Waits for transmit buffer-empty by polling the transmit If a timeout occurs, stop buffer-empty flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Write transmit data Writes the transmit data to SPDR (1 byte). Decrement transmit byte count cnt- -Update data storage pointer p_tx_data++ Yes Transmit byte count != 0 No Wait for QSSL negation Waits for QSSL negation by polling the QSSL If a timeout occurs, stop negation flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Disable QSPI transmission Sets MPC (QSPI pin disabled), r_qspi_smstr_tx_disable() sets SPCR (transmit disabled), and clears status flag. Fnd

Figure 1-9 Dual-SPI Transmit Processing (Software)

(c) Single-SPI Transmit Processing (DMAC/DTC)




Figure 1-10 Single-SPI Transmit Processing 1 (DMAC/DTC)




Figure 1-11Single-SPI Transmit Processing 2 (DMAC/DTC)

(d) Dual-SPI/Quad-SPI Transmit Processing (DMAC/DTC) In order to start the DMAC/DTC by setting the ICU.IERm.IENi Start bit, DMAC/DTC start settings must be made beforehand. DMAC/DTC endian conversion In case of DMAC/DTC r_qspi_smstr_exchg_dmacdtc() Performs endian conversion on the data in the transmit data buffer. Set DMAC/DTC transmit-end flag In case of DMAC/DTC R_QSPI_SMstr_Int_Spti_Dmacdtc_ Sets the transmit-end flag to QSPI_SET_TRANS_START. Flag_Set() Disables SPTI interrupt requests. Initialize SPTI interrupt flag Clears the SPTI interrupt IR flag. r_qspi_smstr_int_spti_init() Sets the SPTI interrupt priority level to QSPI_SMSTR_CFG_CHx_INT_SPTI_LEVEL. No Sets transfer data length and **Dual transmit?** specifies dual-SPI/quad-SPI mode. Sets MPC (enables QSPI pin). Sets SPCR (enables transmission) Yes Enable dual-SPI transmission Enable quad-SPI transmission r_qspi_smstr_tx_enable_dual() r_qspi_smstr_tx_enable_quad() Enable SPTI interrupt Enables SPTI interrupt request. r_qspi_smstr_int_spti_ier_set() Starts the DMAC/DTC by setting Wait for DMAC/DTC transfer-end the ICU.IERm.IENj bit to 1. r_qspi_smstr_tx_dmacdtc_wait() Disable SPTI interrupt Disables SPTI interrupt request. R_QSPI_SMstr_Int_Spti_Ier_Clear() Set DMAC/DTC transmit-end flag In case of DMAC/DTC R_QSPI_SMstr_Int_Spti_Dmacdtc_ Sets the transmit-end flag to QSPI_SET_TRANS_STOP. Flag_Set() Wait for QSSL negation If a timeout occurs, stop transmit Waits for QSSL negation by polling the QSSL negation flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() DMAC/DTC endian conversion In case of DMAC/DTC r_qspi_smstr_exchg_dmacdtc() Performs endian conversion on the data in the transmit data buffer. Disable dual-SPI/quad-SPI Sets MPC (QSPI pin disabled), transmission sets SPCR (transmit disabled), and clears status flag. r_qspi_smstr_tx_disable() End

Figure 1-12Dual-SPI/Quad-SPI Transmit Processing (DMAC/DTC)

(7) Single Master Receive Processing




Figure 1-13 Data Receive Processing

(e) Single-SPI Receive Processing (Software) Start Sets transfer data length and specifies single-SPI mode. Enable single-SPI reception Sets MPC (enables QSPI pin). r_qspi_smstr_trx_enable_single() Sets SPCR (enables transmission) Fewer than 16 bytes Receive byte count □ 16 16 or more bytes Write dummy transmit data r_qspi_smstr_tx_software_trans_ Writes dummy data to SPDR (16 bytes). dummy() Decrement receive byte count trx_cnt - = QSPI_FIFO_HALF_SIZE Clear transmit buffer-empty flag SPSR.SPTEF \leftarrow 0b Fewer than 16 bytes Receive byte count □ 16 16 or more bytes Wait for transmit buffer-empty Waits for transmit buffer-empty by polling the transmit If a timeout occurs, stop buffer-empty flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Write dummy transmit data r_qspi_smstr_tx_software_trans_ Writes dummy data to SPDR (16 bytes). dummy() Decrement receive byte count trx_cnt - = QSPI_FIFO_HALF_SIZE Clear transmit buffer-empty flag SPSR.SPTEF ← 0b Wait for receive buffer-full Waits for the receive buffer-full by polling the If a timeout occurs, stop receive buffer-full flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Reads receive data from SPDR (16 bytes). Read receive data Rearranges the data according to the endian mode r_qspi_smstr_rx_software_trans() (16 bytes). Update data storage pointer p_rx_data += (uint8_t) QSPI_FIFO_HALF_SIZE Clear receive buffer-full flag SPSR.SPRFF ← 0b Receive byte count □ 16 16 or more bytes Fewer than 16 bytes

Figure 1-14Single-SPI Receive Processing 1 (Software)




Figure 1-15Single-SPI Receive Processing 2 (Software)

Dual-SPI/Quad-SPI Receive Processing (Software) Start Sets transfer data length and specifies No dual-SPI/quad-SPI mode. **Dual-SPI** receive? Sets MPC (enables QSPI pin). Sets SPCR (enables transmission) Yes Enable dual-SPI reception Enable quad-SPI reception qspi_smstr_rx_enable_dual() _qspi_smstr_rx_enable_quad() Fewer than 16 bytes Receive byte count 16 16 or more bytes Wait for receive buffer-full Waits for receive buffer-full by polling the receive If a timeout occurs, stop buffer-full flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Reads receive data from SPDR (16 bytes). Read receive data Rearranges the data according to the endian mode r_qspi_smstr_rx_software_trans() (16 bytes). Decrement receive byte count tx_cnt - = QSPI_FIFO_HALF_SIZE p_rx_data += (uint8_t) QSPI_FIFO_HALF_SIZE Update data storage pointer Clear receive buffer-full flag SPSR.SPRFF ← 0b Receive byte count □ 16 QSSL negation checking occurs 16 or more bytes when the receive buffer contains fewer than 16 bytes of data. Fewer than 16 bytes Wait for QSSL negation Waits for QSSL negation by polling the QSSL If a timeout occurs, stop negation flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() No Receive byte count != 0 Yes Read receive data Reads receive data from SPDR (1 byte). Decrement receive byte count rx_cnt--Update data storage pointer p_rx_data++ Yes Receive byte count != 0 No Disable QSPI reception Sets MPC (QSPI pin disabled), r_qspi_smstr_rx_disable() sets SPCR (receive disabled), and clears status flag.

Figure 1-16 Dual-SPI/Quad-SPI Receive Processing (Software)

End

(g) Single-SPI Receive Processing (DMAC/DTC)




Figure 1-17 Single-SPI Receive Processing 1 (DMAC/DTC)




Figure 1-18Single-SPI Receive Processing 2 (DMAC/DTC)

(h) Dual-SPI/Quad-SPI Receive Processing (DMAC/DTC) In order to start the DMAC/DTC by setting the ICU.IERm.IENj Start bit, DMAC/DTC start settings must be made beforehand. In case of DMAC/DTC Set DMAC/DTC receive-end flag Sets the receive-end flag to QSPI_SET_TRANS_START. R_QSPI_SMstr_Int_Spri_Dmacdtc_ Flag_Set() Initialize SPRI interrupt flag Disables SPRI interrupt requests. Clears the SPRI interrupt IR flag. r_qspi_smstr_int_spri_init() Sets the SPRI interrupt priority level to QSPI_SMSTR_CFG_CHx_INT_SPRI_LEVEL. No Sets transfer data length and Dual receive? specifies dual-SPI/quad-SPI mode. Sets MPC (enables QSPI pin). Sets SPCR (enables reception) Yes Enable dual-SPI reception Enable quad-SPI reception r_qspi_smstr_rx_enable_quad() r_qspi_smstr_rx_enable_dual() Enable SPRI interrupt Enables SPRI interrupt request. r_qspi_smstr_int_spri_ier_set() Starts the DMAC/DTC by setting the ICU.IERm.IENj bit to 1. Wait for DMAC/DTC transfer-end r_qspi_smstr_rx_dmacdtc_wait() Disable SPRI interrupt Disables SPRI interrupt request. R_QSPI_SMstr_Int_Spri_ler_Clear() Set DMAC/DTC receive-end flag In case of DMAC/DTC R_QSPI_SMstr_Int_Spri_Dmacdtc Sets the receive-end flag to QSPI_SET_TRANS_STOP. _Flag_Set() Wait for QSSL negation If a timeout occurs, stop transmit Waits for QSSL negation by polling the QSSL negation flag. processing and output an error Sets the polling count to 50,000. r_qspi_smstr_wait() Disable dual-SPI/quad-SPI reception Sets MPC (QSPI pin disabled), r_qspi_smstr_rx_disable() sets SPCR (receive disabled), and clears status flag. DMAC/DTC endian conversion In case of DMAC/DTC r_qspi_smstr_exchg_dmacdtc() Performs endian conversion on the data in the receive data buffer.

Figure 1-19 Dual-SPI/Quad-SPI Receive Processing (DMAC/DTC)

1.5 **State Transition Diagram**

End




Figure 1-20 State Transition Diagram

2. API Information

The names of the APIs of the QSPI FIT module follow the Renesas API naming standard.

2.1 Hardware Requirements

The microcontroller used must support the following functionality.

• QSPI

2.2 Software Requirements

This driver is dependent on the following packages.

- r_bsp Rev.5.00 or higher
- r_dmaca_rx (When using DMAC transfer using DMACA FIT module)
- r dtc rx (When using DTC transfer using DTC FIT module)
- r_cmt_rx (When using Compare Match Timer CMT FIT module and DMAC transfer or DTC transfer) It is enable to replace to other timer or software timer.
- r_gpio_rx (only when using the GPIO and MPC FIT modules to control the GPIO)
- r_mpc_rx (only when using the GPIO and MPC FIT modules to control the MPC)

2.3 Supported Toolchain

The operation of QSPI FIT module has been confirmed with the toolchain listed in 5.1Operating Confirmation Environment.

2.4 Interrupt vector

When the condition listed in the Table 2-1 is reached, the target interrupt is enabled within the API function. When using the DMAC, it is necessary to disable the interrupt by using the R_QSPI_SMstr_Int_Spti_Ier_Clear() function, and the R_QSPI_SMstr_Int_Spri_Ier_Clear() function after the communication ended. See "2.13.3 DMAC/DTC" for the detail.

Table 2-2 lists the interrupt vector used in the QSPI FIT Module.

Table 2-1 Condition for enabling interrupts

Condition	Interrupt enabled		
API	Arguments	Arguments	
	(op_mode)	(tran_mode)	
R_QSPI_SMstr_Write()	QSPI_SMSTR_SIN	QSPI_SMSTR_DMAC	transmit data buffer empty(SPTI)
	GLE_SPI_WRITE		receiving buffer-full(SPRI)
		QSPI_SMSTR_DTC	transmit data buffer empty(SPTI)
			receiving buffer-full(SPRI)
	QSPI_SMSTR_DU AL_SPI	QSPI_SMSTR_DMAC	transmit data buffer empty(SPTI)
		QSPI_SMSTR_DTC	transmit data buffer empty(SPTI)
	QSPI_SMSTR_QU AD_SPI	QSPI_SMSTR_DMAC	transmit data buffer empty(SPTI)
		QSPI_SMSTR_DTC	transmit data buffer empty(SPTI)
R_QSPI_SMstr_Read()	QSPI_SMSTR_SIN	QSPI_SMSTR_DMAC	transmit data buffer empty(SPTI)
	GLE_SPI_WRITE		receiving buffer-full(SPRI)
		QSPI_SMSTR_DTC	transmit data buffer empty(SPTI)
			receiving buffer-full(SPRI)
	QSPI_SMSTR_DU AL_SPI	QSPI_SMSTR_DMAC	receiving buffer-full(SPRI)
		QSPI_SMSTR_DTC	receiving buffer-full(SPRI)
	QSPI_SMSTR_QU AD_SPI	QSPI_SMSTR_DMAC	receiving buffer-full(SPRI)
		QSPI_SMSTR_DTC	receiving buffer-full(SPRI)

Table 2-2 Interrupt vector list to be used

Device	Interrupt Vector
RX64M	SPRI interrupt(vector no: 42)
	SPTI interrupt(vector no: 43)
RX65N/RX651	SPRI interrupt(vector no: 42)
	SPTI interrupt(vector no: 43)
RX71M	SPRI interrupt(vector no: 42)
	SPTI interrupt(vector no: 43)

2.5 Header Files

All the API calls and interface definitions used are listed in r_qspi_smstr_rx_if.h.

Configuration options for individual builds are selected in r_qspi_smstr_rx_config.h.

#include "r_qspi_smstr_rx_if.h"

2.6 Integer Types

This project uses ANSI C99. These types are defined in stdint.h.

2.7 Compile Settings

The configuration option settings for the QSPI FIT module are specified in $r_qspi_smstr_rx_config.h$ and $r_qspi_smstr_rx_pin_config.h$.

The option names and setting values of RX64M RSK are described below.

Configuration options in r_qspi_smstr_rx_config.h		
#define QSPI_SMSTR_CFG_USE_FIT Note: The default value is "enabled".	Selects whether or not the QSPI FIT module is used in a BSP environment. When this option is set to "disabled", control of FIT modules such as r_bsp is disabled. Also, the equivalent processing must be incorporated separately. For details, see 2.14 Using the Module in Other Than an FIT Module Environment. When this option is set to "enabled", control of FIT modules such as r_bsp is enabled.	
#define QSPI_SMSTR_CFG_CHx_INCLUDED Note: The default value is "enabled". The channel number is represented by "x".	Selects whether or not the specified channel is used. When this option is set to "disabled", code for processing the specified channel is omitted. When this option is set to "enabled", code for processing the specified channel is included.	
#define QSPI_SMSTR_CFG_LONGQ_ENABLE Note: The default value is "disabled".	Selects whether or not debug error log acquisition processing is used. When this option is set to "disabled", code for the relevant processing is omitted. When this option is set to "enabled", code for the relevant processing is included. To use this functionality, the LONGQ FIT module is also required.	

Configuration options in r_qspi_smstr_rx_pin_config.h			
#defin	e R_QSPI_SMSTR_CFG_QSPI_QSPCLK_PORT	Sets the port number assigned to the QSPI's QSPCLK pin.	
Note:	The default value for RX64M QSPI channel 0 is "7".	Enclose the setting value in single quotation marks ('').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QSPCLK_BIT	Sets the bit number assigned to the QSPI's QSPCLK pin.	
Note:	The default value for RX64M QSPI channel 0 is "7".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO0_PORT	Sets the port number assigned to the QSPI's QIO0 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'C'".	Enclose the setting value in single quotation marks ('').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO0_BIT	Sets the bit number assigned to the QSPI's QIO0 pin.	
Note:	" '3' ".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO1_PORT	Sets the port number assigned to the QSPI's QIO1 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'C'".	Enclose the setting value in single quotation marks ('').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO1_BIT	Sets the bit number assigned to the QSPI's QIO1 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'4'".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO2_PORT	Sets the port number assigned to the QSPI's QIO2 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'8'".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		
#defin	e R_QSPI_SMSTR_CFG_QSPI_QIO2_BIT	Sets the bit number assigned to the QSPI's QIO2 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'0'".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		
#define R_QSPI_SMSTR_CFG_QSPI_QIO3_PORT		Sets the port number assigned to the QSPI's QIO3 pin.	
Note:	The default value for RX64M QSPI channel 0 is "68".	Enclose the setting value in single quotation marks ('').	
	The channel number is represented by "x".		
#define R_QSPI_SMSTR_CFG_QSPI_QIO3_BIT		Sets the bit number assigned to the QSPI's QIO3 pin.	
Note:	The default value for RX64M QSPI channel 0 is "'1'".	Enclose the setting value in single quotation marks (' ').	
	The channel number is represented by "x".		

2.8 Code Size

Table 2-3 lists the code sizes of QSPI FIT module.

The ROM (code and constants) and RAM (global data) sizes are determined by the build-time configuration options described in 2.7, Configuration Overview.

The values in the table below are confirmed under the following conditions.

Module Revision: r_qspi_rx rev1.12

Compiler Version: Renesas Electronics C/C++ Compiler Package for RX Family V3.01.00

(The option of "-lang = c99" is added to the default settings of the integrated development environment.)

GCC for Renesas RX 4.8.4.201803

(The option of "-std=gnu99" is added to the default settings of the integrated development environment.)

IAR C/C++ Compiler for Renesas RX version 4.10.1

(The default settings of the integrated development environment.)

Configuration Options: Default settings

Table 2-3 Code Size

ROM, RAM and Stack Code Sizes (Note1, 2, 3)				
Device	Category	Memory Used		
		Renesas Compiler	GCC	IAR Compiler
RX65N	ROM	5,165 bytes	9,880 bytes	8,098 bytes
	RAM	22 bytes	16 bytes	26 bytes
	Max. user stack	120 bytes	-	164 bytes
	Max. interrupt stack	44 bytes	-	68 bytes
RX71M	ROM	5,165 bytes	9,944 bytes	8,098 bytes
	RAM	22 bytes	16 bytes	26 bytes
	Max. user stack	120 bytes	-	164 bytes
	Max. interrupt stack	44 bytes	-	68 bytes

Note 1 Under confirmation conditions listed the following

- r_qspi_smstr_rx.c
- r_qspi_smstr_rx_target.c

Note 2 The required memory sizes differ according to the C compiler version and the compile conditions.

Note 3 The memory sizes listed apply when the little endian. The above memory sizes also differ according to endian mode.

2.9 Arguments

The structure for the arguments of the API functions is shown below. This structure is listed in r_qspi_smstr_rx_if.h, along with the prototype declarations of the API functions.

2.10 Return Values

The API function return values are shown below. This enumerated type is listed in r_qspi_smstr_rx_if.h, along with the prototype declarations of the API functions.

2.11 Callback function

QSPI has no callback function.

2.12 Adding the FIT Module to Your Project

This module must be added to each project in which it is used. Renesas recommends using "Smart Configurator" described in (1) or (3). However, "Smart Configurator" only supports some RX devices. Please use the methods of (2) or (4) for unsupported RX devices.

- (1) Adding the FIT module to your project using "Smart Configurator" in e² studio
 By using the "Smart Configurator" in e² studio, the FIT module is automatically added to your project. Refer to "Renesas e² studio Smart Configurator User Guide (R20AN0451)" for details.
- (2) Adding the FIT module to your project using "FIT Configurator" in e² studio
 By using the "FIT Configurator" in e² studio, the FIT module is automatically added to your project. Refer to
 "Adding Firmware Integration Technology Modules to Projects (R01AN1723)" for details.
- (3) Adding the FIT module to your project using "Smart Configurator" on CS+ By using the "Smart Configurator Standalone version" in CS+, the FIT module is automatically added to your project. Refer to "Renesas e² studio Smart Configurator User Guide (R20AN0451)" for details.
- (4) Adding the FIT module to your project in CS+ In CS+, please manually add the FIT module to your project. Refer to "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)" for details.

2.13 Peripheral Functions and Modules Other than QSPI

In addition to the QSPI, the QSPI FIT module controls the following peripheral functions.

- I/O ports (GPIO)
- Multi-function pin controller (MPC)
- DMA controller (DMAC)
- Data transfer controller (DTC)
- Long queue (LONGQ) software module

Other than LONGQ, FIT modules are not used for resource control. When using the module described in this document in an environment using FIT modules, it is recommended that the control processing of peripheral functions other than the QSPI be replaced by equivalent FIT modules.

The target source code is contained in the file r_qspi_smstr_rx64m_dev_port.c. See 5.4 Details of Functions of Target Microcontroller Dev Layer.

2.13.1 GPIO

No GPIO FIT module is used.

The GPIO control functions in the QSPI FIT module and the control target registers are listed below. Refer to the User's Manual: Hardware for the register names.

Table 2-4 Control Functions and Control Target Registers

Function Name	Register
r_qspi_smstr_mpc_enable()	PMR
r_qspi_smstr_mpc_disable()	PMR
r_qspi_smstr_datao0_init()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao0_reset()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao1_init()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao1_reset()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao2_init()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao2_reset()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao3_init()	ODR, DSCR, PODR, PDR
r_qspi_smstr_datao3_reset()	ODR, DSCR, PODR, PDR
r_qspi_smstr_clk_init()	ODR, DSCR, PODR, PDR
r_qspi_smstr_clk_reset()	ODR, DSCR, PODR, PDR

2.13.2 MPC

No MPC FIT module is used.

The MPC control functions in the QSPI FIT module and the control target registers are listed below. Refer to the User's Manual: Hardware for the register names.

Table 2-5 Control Functions and Control Target Registers

Function Name	Register
r_qspi_smstr_mpc_enable()	MPC
r_qspi_smstr_mpc_disable()	MPC

2.13.3 DMAC/DTC

The control method when using DMAC transfer or DTC transfer is described below.

The QSPI FIT module sets the ICU.IERm.IENj bit to 1 to start a DMAC transfer or DTC transfer and then waits for the transfer to end. Other settings to DMAC registers or DTC registers can be performed by using the DMAC FIT module or DTC FIT module, or by using a custom processing routine created by the user.

Note that in the case of DMAC transfer settings, clearing of the ICU.IERm.IENj bit and clearing of the transfer-end flag must be performed by the user after the DMAC transfer has finished.

Use the control functions listed in Table 2-6 to perform the various processing tasks.




Figure 2-1 Processing for DMAC Transfer and DTC Transfer Settings

Table 2-6 lists the control functions and processing details related to DMAC/DTC control.

The data transmit-end wait processing function r_qspi_smstr_tx_dmacdtc_wait() and data receive-end wait processing function r_qspi_smstr_rx_dmacdtc_wait() wait for transmission or reception to end by running a 1 millisecond (ms) timer. It is therefore necessary to activate a 1 millisecond (ms) timer using the CMT, or the like, on the user system beforehand. Use a callback function, or the like, to call R_QSPI_SMstr_1ms_Interval() at 1 millisecond (ms) intervals.

Table 2-6 Control Functions and Processing Details

Function Name	Processing Details
r_qspi_smstr_spti_isrX()	QSPI channel "X" SPTI interrupt handler processing
	(X represents the channel number.)
r_qspi_smstr_spri_isrX()	QSPI channel "X" SPRI interrupt handler processing
	(X represents the channel number.)
r_qspi_smstr_tx_dmacdtc_wait()	DMAC/DTC transmit-end processing
r_qspi_smstr_rx_dmacdtc_wait()	DMAC/DTC receive-end processing
r_qspi_smstr_int_spti_init()	SPTI interrupt initialization processing
r_qspi_smstr_int_spri_init()	SPRI interrupt initialization processing
r_qspi_smstr_int_spti_ier_set()	Sets the SPTI interrupt ICU.IERm.IENj bit to 1.
r_qspi_smstr_int_spri_ier_set ()	Sets the SPRI interrupt ICU.IERm.IENj bit to 1.
R_QSPI_SMstr_Int_Spti_ler_Clear()	Clears the SPTI interrupt ICU.IERm.IENj bit to 0.
R_QSPI_SMstr_Int_Spri_ler_Clear()	Clears the SPRI interrupt ICU.IERm.IENj bit to 0.
R_QSPI_SMstr_Int_Spti_Dmacdtc_flag_Set()	Sets the DMAC/DTC transfer-end flag for
	transmission operations.
R_QSPI_SMstr_Int_Spri_Dmacdtc_flag_Set()	Sets the DMAC/DTC transfer-end flag for reception
	operations.

2.13.4 CMT

Required when using DMAC transfer or DTC transfer. Used to detect transfer timeouts.

It is possible to use other timer or software timer in place of CMT timer.

2.13.5 LONGQ

The LONGQ FIT module is used by the functionality that fetches the error log.

An example of control utilizing the LONGQ FIT module is included in the QSPI FIT module. The default setting of the relevant configuration option of the QSPI FIT module disables the error log fetching functionality. See 2.7 Compile Settings.

(1) R_LONGQ_Open() setting

Set to 1 ignore_overflow, the third argument of the R_LONGQ_Open() function of LONGQ FIT module. This allows the error log buffer to be used as a ring buffer.

(2) Control procedure

Before calling R_QSPI_SMstr_Open(), call the following functions in the order shown.

- 1. R_LONGQ_Open()
- $2. \ \ R_QSPI_SMstr_Set_LogHdlAddress()$

2.14 Using the Module in Other Than an FIT Module Environment

To operate the module in an environment in which FIT modules such as r_bsp are not used, perform the following.

- Set #define QSPI_SMSTR_CFG_USE_FIT in #r_qspi_smstr_rx_config.h to "disabled".
- Comment out the line #include "platform.h" in #r_qspi_smstr_rx_if.h.
- Include the following header files in #r_qspi_smstr_rx_if.h.

#include "iodefine.h"

#include <stdint.h>

#include <stdbool.h>

#include <stddef.h>

#include <machine.h>

• Add the definition #define BSP_MCU_RXxxx (replacing xxx with the microcontroller name using all capital letters) to #r_qspi_smstr_rx_if.h. For example, for the RX64M microcontroller use the string BSP_MCU_RX64M.

3. API Functions

3.1 R_QSPI_SMstr_Open()

This function is run first when using the APIs of the QSPI clock synchronous single master control module.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Open(
  uint8_t channel,
  uint8_t spbr_data
)
```

Parameters

channel

QSPI channel number

spbr_data

QSPI bit rate register (SPBR) setting value

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
QSPI_SMSTR_ERR_OTHER /* QSPI resource has been acquired by other task. */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Initializes the QSPI registers of the channel number specified by the argument channel.

Sets the value specified by the argument spbr_data in the QSPI bit rate register (SPBR). In the QSPI FIT module the setting value of the bit rate division setting bits (SPCMD0.BRDV[1:0]) is 0. Refer to the User's Manual: Hardware of the microcontroller and set spbr_data as appropriate for the operating environment.

```
Sets QSPCLK polarity to CPOL = 1 and phase to CPHA = 1.
```

When the function completes successfully, the QSPI module stop state is canceled, and QSPCLK pin is set as general output port in the high-output state, and the QIO0 to QIO3 pins are set as a general input port.

Note that this function monopolizes the QSPI resource for the channel number specified by the argument channel. To release this resource, call R_QSPI_SMstr_Close().

Do not call this function when communication is in progress. Communication cannot be guaranteed if the function is called when communication is in progress.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
qspi_smstr_status_t ret = QSPI_SMSTR_SUCCESS;
uint8_t channel;
uint8_t spbr_data;

channel = 0;
spbr_data = 1;
ret = R_QSPI_SMstr_Open(channel, spbr_data);
```



Special Notes

This function controls the GPIO and MPC to set each pin as a general I/O port. Confirm that no other peripheral function is using any of the affected pins before calling this function.

RENESAS

3.2 R_QSPI_SMstr_Close()

This function is used to release the resources of the QSPI FIT module currently in use.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Close(
  uint8_t channel
)
```

Parameters

channel

QSPI channel number

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Sets the QSPI of the channel number specified by the argument channel to the module stop state.

When the function completes successfully, the QSPCLK pin is set as general output port in the high-output state, and the QIO0 to QIO3 pins are set as a general input port..

Note that this function releases the QSPI resource for the channel number specified by the argument channel. To restart communication, call R_QSPI_SMstr_Open().

Do not call this function when communication is in progress. Communication cannot be guaranteed if the function is called when communication is in progress.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
qspi_smstr_status_t ret = QSPI_SMSTR_SUCCESS;
uint8_t channel;

channel = 0;
ret = R_QSPI_SMstr_Close(channel);
```

Special Notes

This function controls the GPIO and MPC to set each pin as a general I/O port. Confirm that no other peripheral function is using any of the affected pins before calling this function.

After this function is called the states of the QSPCLK pin differ from that after a reset (general input port). Review the pin settings if necessary.

3.3 R_QSPI_SMstr_Control()

This function is used to change settings such as the bit rate and QSPCLK phase/polarity.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Control(
  uint8_t channel,
  uint8_t clk_mode,
  uint8_t spbr_data
)
```

Parameters

```
channel
QSPI channel number

clk_mode

QSPCLK mode. Make the following settings.

clk_mode = 0: CPOL = 0, CPHA = 0

clk_mode = 1: CPOL = 0, CPHA = 1

clk_mode = 2: CPOL = 1, CPHA = 0

clk_mode = 3: CPOL = 1, CPHA = 1

spbr_data

QSPI bit rate register (SPBR) setting value
```

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Changes settings such as the QSPI bit rate and QSPCLK phase/polarity for the channel number specified by the argument channel.

Sets the value specified by the argument spbr_data in the QSPI bit rate register. In the QSPI FIT module the setting value of the bit rate division setting bits (SPCMD0.BRDV[1:0]) is 0. Refer to the User's Manual: Hardware of the microcontroller and set spbr_data as appropriate for the operating environment.

Do not call this function when communication is in progress. Communication cannot be guaranteed if this function is called when communication is in progress.

Reentrancy

Reentrancy from a different channel is possible.

Example



```
qspi_smstr_status_t ret = QSPI_SMSTR_SUCCESS;
uint8_t channel;
uint8_t spbr_data;
uint8_t clk_mode;

channel = 0;
spbr_data = 1;
ret = R_QSPI_SMstr_Open(channel, spbr_data); /* Set CPOL=1 and CPHA=1.*/

/* Change SPI clock mode and QSPI bit rate. */
clk_mode = 1; /* Set CPOL=0 and CPHA=1. */
spbr_data = 3;
ret = R_QSPI_SMstr_Control(channel, clk_mode, spbr_data);
```

Special Notes

3.4 R_QSPI_SMstr_Write()

This function is used to transmit data.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Write(
  uint8_t channel,
  qspi_smstr_info_t * p_qspi_smstr_info
)
```

Parameters

channel

QSPI channel number

* p_qspi_smstr_infol

QSPI information structure

data cnt

The allowable setting range is 1 to 4,294,967,295. A setting of 0 causes an error to be returned. Also, use a setting value that is a multiple of 16 when specifying DMAC transfer or DTC transfer.

*p_tx_data

Specify the address of the transmit data storage buffer. Use a buffer address aligned with a 4-byte boundary when specifying DMAC transfer or DTC transfer.

*p_rx_data

Not used

op_mode

Specify the SPI mode.

QSPI_SMSTR_SINGLE_SPI_WRITE : Single-SPI mode for writing

QSPI_SMSTR_DUAL_SPI : Dual-SPI mode QSPI_SMSTR_QUAD_SPI : Quad-SPI mode

tran_mode

Specify the transmit mode. Note that a separate DMAC or DTC transfer program is required in order to specify

DMAC transfer or DTC transfer.

QSPI_SMSTR_SW : Software transfer QSPI_SMSTR_DMAC : DMAC transfer QSPI_SMSTR_DTC : DTC transfer

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
QSPI_SMSTR_ERR_HARD /* Hardware error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Uses the QSPI of the channel number specified by the argument channel to transmit data.

When DMAC transfer or DTC transfer is specified by the argument tran_mode, the transferrable byte counts are multiples of 16. If the value is not a multiple of 16, the function ends with an error and no transfer takes place.

Reentrancy

Reentrancy from a different channel is possible.

Example



```
#define DATA_CNT (uint32_t)(256)
                     buf[DATA CNT];
uint8 t
qspi_smstr_info_t
                     tx info;
qspi_smstr_status_t
                     ret = QSPI_SMSTR_SUCCESS;
uint8 t
                     channel;
channel = 0;
tx_info.data_cnt
                     = DATA_CNT;
tx_info.p_tx_data
                    = &buf[0];
tx_info.op_mode
                     = QSPI_SMSTR_SINGLE_SPI_WRITE;
                     = QSPI_SMSTR_SW;
tx_info.tran_mode
ret = R_QSPI_SMstr_Write(channel, &tx_info);
```

Special Notes

Take note of the following points when specifying DMAC transfer or DTC transfer.

- The DMAC FIT module, DTC FIT module, and timer module (CMT FIT module, for example) must be obtained separately.
- Use a buffer address aligned with a 4-byte boundary.
- Specify a transfer data count that is a multiple of 16 when calling this function. If the transfer data count results in a final transfer with a data count of 1 to 15, specify software transfer instead when calling this function.
- Make settings such that block transfer is selected as the transfer mode and 16 bytes of data are transferred for each activation source. For example, is the data transfer size is 4 bytes, specify a block transfer count of 4.
- The data transmit-end wait processing function r_qspi_smstr_tx_dmacdtc_wait() uses a timer. Before calling this function, activate a 1 millisecond (ms) timer using the CMT, or the like. Then call R_QSPI_SMstr_1ms_Interval() at 1 millisecond (ms) intervals.
- Make the necessary settings to make the DMAC or DTC ready to start before calling this function.
- If this function is called by setting tran_mode to QSPI_SMSTR_DMAC before the DMAC is ready to be activated, no DMAC transfer will take place. The return value in this case is QSPI_SMSTR_ERR_HARD.
- If this function is called by setting tran_mode to QSPI_SMSTR_DTC before the DTC is ready to be activated, no DTC transfer will take place. The return value in this case is QSPI_SMSTR_ERR_HARD.
- When calling this function in the setting of DMAC transfer or DTC transfer and Little endian, change the data sequence of transmitted data stored in the buffer, and then send the data. After the transmission is complete, original data will be returned.

3.5 R_QSPI_SMstr_Read()

This function is used to receive data.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Read(
  uint8_t channel,
  qspi_smstr_info_t * p_qspi_smstr_info
)
```

Parameters

channel

QSPI channel number

* p_qspi_smstr_infol

QSPI information structure

data cnt

The allowable setting range is 1 to 4,294,967,295. A setting of 0 causes an error to be returned. Also, use a setting value that is a multiple of 16 when specifying DMAC transfer or DTC transfer.

*p tx data

Not used

*p_rx_data

Specify the address of the receive data storage buffer. Use a buffer address aligned with a 4-byte boundary when specifying DMAC transfer or DTC transfer.

op mode

Specify the SPI mode.

QSPI_SMSTR_SINGLE_SPI_READ : Single-SPI mode for reading

QSPI_SMSTR_DUAL_SPI : Dual-SPI mode QSPI_SMSTR_QUAD_SPI : Quad-SPI mode

tran_mode

Specify the transmit mode. Note that a separate DMAC or DTC transfer program is required in order to specify

DMAC transfer or DTC transfer.

QSPI_SMSTR_SW : Software transfer QSPI_SMSTR_DMAC : DMAC transfer QSPI_SMSTR_DTC : DTC transfer

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
QSPI_SMSTR_ERR_HARD /* Hardware error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Uses the QSPI of the channel number specified by the argument channel to receive data.

When DMAC transfer or DTC transfer is specified by the argument tran_mode, the transferrable byte counts are multiples of 16. If the value is not a multiple of 16, the function ends with an error and no transfer takes place.

Reentrancy

Reentrancy from a different channel is possible.

Example



```
#define DATA_CNT (uint32_t)(256)
                     buf[DATA CNT];
uint8 t
qspi_smstr_info_t
                     rx info;
qspi_smstr_status_t
                     ret = QSPI_SMSTR_SUCCESS;
uint8 t
                     channel;
channel = 0;
rx_info.data_cnt
                     = DATA_CNT;
rx_info.p_rx_data
                     = &buf[0];
rx_info.op_mode
                     = QSPI_SMSTR_SINGLE_SPI_READ;
rx_info.tran_mode
                     = QSPI_SMSTR_SW;
ret = R_QSPI_SMstr_Read(channel, &rx_info);
```

Special Notes

Add the following processing when specifying DMAC transfer or DTC transfer.

- The DMAC FIT module, DTC FIT module, and timer module (CMT FIT module, for example) must be obtained separately.
- Use a buffer address aligned with a 4-byte boundary.
- Specify a transfer data count that is a multiple of 16 when calling this function. If the transfer data count results in a final transfer with a data count of 1 to 15, specify software transfer instead when calling this function.
- Make settings such that block transfer is selected as the transfer mode and 16 bytes of data are transferred for each activation source. For example, is the data transfer size is 4 bytes, specify a block transfer count of 4.
- The data transmit-end wait processing function r_qspi_smstr_tx_dmacdtc_wait() uses a timer. Before calling this function, activate a 1 millisecond (ms) timer using the CMT, or the like. Then call R_QSPI_SMstr_1ms_Interval() at 1 millisecond (ms) intervals.
- Make the necessary settings to make the DMAC or DTC ready to start before calling this function.
- If this function is called by setting tran_mode to QSPI_SMSTR_DMAC before the DMAC is ready to be activated, no DMAC transfer will take place. The return value in this case is QSPI_SMSTR_ERR_HARD.
- If this function is called by setting tran_mode to QSPI_SMSTR_DTC before the DTC is ready to be activated, no DTC transfer will take place. The return value in this case is QSPI_SMSTR_ERR_HARD.

3.6 R_QSPI_SMstr_Get_BuffRegAddress()

This function is used to fetch the address of the QSPI data register (SPDR).

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Get_BuffRegAddress (
  uint8_t channel,
  uint32_t * p_spdr_adr
)
```

Parameters

channel

QSPI channel number

* p_spdr_adr

The pointer for storing the address of SPDR. Set this to the address of the storage destination.

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Use this function when setting the DMAC or DTC transfer destination/transfer source address, etc.

Reentrancy

Reentrancy from a different channel is possible.

Example

Special Notes

R_QSPI_SMstr_Int_Spti_ler_Clear() 3.7

This function is used to clear the ICU.IERm.IENj bit of the transmit buffer-empty interrupt (SPTI).

Format

```
void R_QSPI_SMstr_Int_Spti_Ier_Clear (
 uint8_t channel
```

Parameters

channel

QSPI channel number

Return Values

None

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Use this function when disabling interrupts from within the handler of the SPTI interrupt generated at DMAC transferend.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
DMA_Handler_W()
  R_QSPI_SMstr_Int_Spti_Ier_Clear(0);
  R_QSPI_SMstr_Int_Spti_Dmacdtc_Flag_Set(0, QSPI_SET_TRANS_STOP);
}
```

Special Notes

3.8 R_QSPI_SMstr_Int_Spri_ler_Clear()

This function is used to clear the ICU.IERm.IENj bit of the receive buffer-full interrupt (SPRI).

Format

```
void R_QSPI_SMstr_Int_Spri_Ier_Clear (
  uint8_t channel
)
```

Parameters

channel

QSPI channel number

Return Values

None

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Use this function when disabling interrupts from within the handler of the SPRI interrupt generated at DMAC transferend.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
DMA_Handler_R()
{
    R_QSPI_SMstr_Int_Spri_Ier_Clear(0);
    R_QSPI_SMstr_Int_Spri_Dmacdtc_Flag_Set(0, QSPI_SET_TRANS_STOP);
}
```

Special Notes

3.9 R_QSPI_SMstr_Int_Spti_Dmacdtc_flag_Set()

This function is used to set the DMAC or DTC transfer-end flag for data transmission.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Int_Spti_Dmacdtc_flag_Set (
  uint8_t channel,
  qspi_smstr_trans_flg_t flg
)
```

```
Parameters

channel
    QSPI channel number

flg
    Flag. The settings are as follows.
    QSPI_SET_TRANS_STOP : DMAC or DTC transfer-end
    (QSPI_SET_TRANS_STAR : DMAC or DTC transfer-start: Setting by the user is prohibited.)
```

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Set QSPI_SET_TRANS_STOP from within the handler of the SPTI interrupt generated at DMAC transfer-end.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
DMA_Handler_W()
{
    R_QSPI_SMstr_Int_Spti_Ier_Clear(0);
    R_QSPI_SMstr_Int_Spti_Dmacdtc_Flag_Set(0, QSPI_SET_TRANS_STOP);
}
```

Special Notes

3.10 R_QSPI_SMstr_Int_Spri_Dmacdtc_flag_Set()

This function is used to set the DMAC or DTC transfer-end flag for data reception.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Int_Spri_Dmacdtc_flag_Set (
  uint8_t channel,
  qspi_smstr_trans_flg_t flg
)
```

```
Parameters

channel
    QSPI channel number

flg
    Flag. The settings are as follows.
    QSPI_SET_TRANS_STOP : DMAC or DTC transfer-end
    (QSPI_SET_TRANS_START : DMAC or DTC transfer-start: Setting by the user is prohibited.)
```

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
QSPI_SMSTR_ERR_PARAM /* Parameter error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Set QSPI_SET_TRANS_STOP from within the handler of the SPRI interrupt generated at DMAC transfer-end.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
DMA_Handler_R()
{
    R_QSPI_SMstr_Int_Spri_Ier_Clear(0);
    R_QSPI_SMstr_Int_Spri_Dmacdtc_Flag_Set(0, QSPI_SET_TRANS_STOP);
}
```

Special Notes

3.11 R_QSPI_SMstr_GetVersion()

This function is used to fetch the driver version information.

Format

```
uint32_t R_QSPI_SMstr_GetVersion(void)
```

Parameters

None

Return Values

Version number

Upper 2 bytes: major version, lower 2 bytes: minor version

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Returns the version information.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
uint32_t version;
version = R_QSPI_SMstr_GetVersion();
```

Special Notes

3.12 R_QSPI_SMstr_Set_LogHdIAddress()

This function specifies the handler address for the LONGQ FIT module. Call this function when using error log acquisition processing.

Format

```
qspi_smstr_status_t R_QSPI_SMstr_Set_LogHdlAddress(
  uint32_t user_long_que
)
```

Parameters

user_long_que

Specify the handler address of the LONGQ FIT module.

Return Values

```
QSPI_SMSTR_SUCCESS /* Successful operation */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

The handler address of the LONGQ FIT module is set in the QSPI FIT module.

Uses the LONGQ FIT module perform preparatory processing for fetching the error log.

Run this processing before calling R_QSPI_SMstr_Open().

Reentrancy

Reentrancy from a different channel is possible.

Example

```
#define ERR_LOG_SIZE (16)
#define QSPI_USER_LONGQ_IGN_OVERFLOW
qspi_smstr_status_t ret = QSPI_SMSTR_SUCCESS;
uint32_t
                     MtlLogTbl[ERR_LOG_SIZE];
                                                  /*Err log buffer
longq_err_t
                     err;
longq_hdl_t
                     p_qsp1_user_long_que;
long_que_hndl_address;
                                                 /* Pointer of LONGQ hndler */
                   p_qspi_user_long_que;
                                                /* Address of LONGQ hndler */
uint32_t
/* Open LONGQ module. */
err = R_LONGQ_Open(&MtlLogTbl[0],
                     ERR LOG SIZE,
                     QSPI_USER_LONGQ_IGN_OVERFLOW,
                     &p_qspi_user_long_que
);
long_que_hndl_address = (uint32_t)p_qspi_user_long_que;
ret = R_QSPI_SMstr_Set_LogHdlAddress(long_que_hndl_address);
```

Special Notes

Incorporate the LONGQ FIT module separately. Also, enable the line #define QSPI_SMSTR_CFG_LONGQ_ENABLE in r_qspi_smstr_rx_config.h.

3.13 R_QSPI_SMstr_Log()

This function fetches the error log. When an error occurs, call this function immediately before user processing ends.

Format

```
uint32_t R_QSPI_SMstr_Log(
  uint32_t flg,
  uint32_t fid,
  uint32_t line
)
```

Parameters

```
flg
Set this to 0x00000001 (fixed value).

fid
Set this to 0x0000003f (fixed value).

line
Set this to 0x00001ffff (fixed value).
```

Return Values

```
0  /* Successful operation */
1  /* Error */
```

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

This function fetches the error log. Executes the end processing of fetching the error log using LONGQ FIT module. When an error occurs, call this function immediately before user processing ends.

For the setting of the error log size, refer to the LONGQ FIT module.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
#define USER_DRIVER_ID
                        (0x00000001)
#define USER_LOG_MAX
                        (0x0000003f)
#define USER_LOG_ADR_MAX (0x00001fff)
                   buf[DATA_CNT];
uint8_t
qspi_smstr_info_t
                  tx_info;
qspi_smstr_status_t ret = QSPI_SMSTR_SUCCESS;
uint8_t
                  channel;
channel = 0;
ret = R_QSPI_SMstr_Write(channel, &tx_info);
if (QSPI_SMSTR_SUCCESS != ret)
   /* Set last error log to buffer. */
   R_QSPI_SMstr_Log(
       USER_DRIVER_ID,
       USER_LOG_MAX,
       USER_LOG_ADR_MAX
   R_QSPI_SMstr_Close(channel);
}
```

Special Notes

Incorporate the LONGQ FIT module separately. Also, enable the line #define QSPI_SMSTR_CFG_LONGQ_ENABLE in r_qspi_smstr_rx_config.h.

3.14 R_QSPI_SMstr_1ms_Interval()

This function increments the internal timer counter each time it is called.

Format

```
void R_QSPI_SMstr_1ms_Interval(void)
```

Parameters

None

Return Values

None

Properties

Prototype declarations are contained in r_qspi_smstr_rx_if.h.

Description

Increments the internal timer counter while waiting for the DMAC transfer or DTC transfer to finish.

Reentrancy

Reentrancy from a different channel is possible.

Example

```
void r_cmt_callback (void * pdata)
{
    uint32_t channel;
    channel = (uint32_t)pdata;
    if (channel == gs_cmt_channel)
    {
        R_QSPI_SMstr_lms_Interval();
}
```

Special Notes

Use a timer or the like to call this function at 1 millisecond (ms) intervals.

In the example above, this function is called by a callback function that runs at 1 millisecond (ms) intervals.

RENESAS

4. Pin Setting

To use the QSPI FIT module, input/output signals of the peripheral function have to be allocated to pins with the multifunction pin controller (MPC). But user processing is unnecessary because pin setting is executed within the $R_QSPI_SMstr_Write/R_QSPI_SMstr_Write/R_QSPI_SMstr_WriteRead$ function.

When performing the pin setting in the e² studio, the pin setting feature of the FIT configurator or Smart configurator can be used. When using the pin setting feature, can use the pin selected on the terminal setting screen in the Pin Setting window in the FIT configurator or Smart configurator.

The selected pin information is reflected in r_qspi_smstr_rx_pin_config.h.

It is overwritten on the macro definition written on Table 4.1 Pin Setting macro definition.

Table 4.1 Pin Setting macro definition

Selected option	Macro definition
channel0	R_QSPI_SMSTR_CFG_QSPI_QSPCLK_PORT
	R_QSPI_SMSTR_CFG_QSPI_QSPCLK_BIT
	R_QSPI_SMSTR_CFG_QSPI_QIO0_PORT
	R_QSPI_SMSTR_CFG_QSPI_QIO0_BIT
	R_QSPI_SMSTR_CFG_QSPI_QIO1_PORT
	R_QSPI_SMSTR_CFG_QSPI_QIO1_BIT
	R_QSPI_SMSTR_CFG_QSPI_QIO2_PORT
	R_QSPI_SMSTR_CFG_QSPI_QIO2_BIT
	R_QSPI_SMSTR_CFG_QSPI_QIO3_PORT
	R_QSPI_SMSTR_CFG_QSPI_QIO3_BIT

Table 4-2 lists the pin states after a power on reset and by execution of various API functions. As shown in "(2) Controllable Slave Devices", this module supports SPI mode 3 (CPOL = 1, CPHA = 1). Also, the QSPCLK pin is in the GPIO high-output state after R_QSPI_SMstr_Close() runs. Review the pin settings if necessary.

Table 4-2 Pin States after Function Execution

Function Name	QSPCLK	QIO0-QIO3 (Note 1)
(After power on reset)	GPIO input state	GPIO input state
After	GPIO high-output state	GPIO input state
R_QSPI_SMstr_Open()	Set by this module	Set by this module
Durring	Peripheral high-output or	Peripheral high-
R_QSPI_SMstr_Write()	low-output state	output or low-output
R_QSPI_SMstr_Read()		state
R_QSPI_SMstr_WriteRead		
()		
After	GPIO high-output state	GPIO high-output
R_QSPI_SMstr_Write()		state
R_QSPI_SMstr_Read()		
R_QSPI_SMstr_WriteRead		
()		
After	GPIO high-output state	GPIO input state
R_QSPI_SMstr_Close()	Set by this module	Set by this module

Note 1: Use an external resistor to pull up the QIO0, QIO1, QIO2 and QIO3 pins. See, "(1)Hardware Configuration Example".

5. Appendix

5.1 Operating Confirmation Environment

This section describes operation confirmation environment for the QSPI FIT module.

Table 5-1 Operation Confirmation Conditions(Ver.1.10)

Item	Contents
Integrated development	Renesas Electronics
environment	e ² studio V6.0.0
C compiler	Renesas Electronics
	C/C++ compiler for RX Family V.2.07.00
	Compiler options: The integrated development environment default settings are used, with the following option added.
	-lang = c99
Endian order	Big-endian/Little-endian
Version of the module	Ver. 1.10
Board used	Renesas Starter Kit for RX64M (product No.: R0K50564MsxxxBE)
	Renesas Starter Kit for RX65N (product No.: RTK500565NSxxxxxBE)
	Renesas Starter Kit for RX65N-2MB (product No.: RTK50565N2SxxxxxBE)
	Renesas Starter Kit for RX71M (product No.: R0K50571MsxxxBE)

Table 5-2 Operation Confirmation Conditions(Ver.1.11)

ment default settings

Table 5-3 Operation Confirmation Conditions(Ver.1.12)

Item	Contents
Integrated development	Renesas Electronics e ² studio V7.3.0
environment	IAR Embedded Workbench for Renesas RX 4.10.01
C compiler	Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 Compiler option: The following option is added to the default settings of the integrated development environment. -lang = c99
	GCC for Renesas RX 4.08.04.201803 Compiler option: The following option is added to the default settings of the integrated development environmentstd=gnu99
	IAR C/C++ Compiler for Renesas RX version 4.10.01 Compiler option: The default settings of the integrated development environment.
Endian order	Big-endian/Little-endian
Version of the module	Ver. 1.12
Board used	Renesas Starter Kit+ for RX65N (product No.: RTK500565Nxxxxxx)

5.2 Trouble Shooting

(1) Q: I have added the FIT module to the project and built it. Then I got the error: Could not open source file "platform.h".

A: The FIT module may not be added to the project properly. Check if the method for adding FIT modules is correct with the following documents:

• When using CS+:

Application note "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)"

• When using e^2 studio:

Application note "Adding Firmware Integration Technology Modules to Projects (R01AN1723)"

When using a FIT module, the board support package FIT module (BSP module) must also be added to the project. For this, refer to the application note "Board Support Package Module Using Firmware Integration Technology (R01AN1685)".

(2) Q: I have added the FIT module to the project and built it. Then I got the error: This MCU is not supported by the current r_qspi_smstr_rx module.

A: The FIT module you added may not support the target device chosen in the user project. Check if the FIT module supports the target device for the project used.

5.3 Details of Functions of Target Microcontroller QSPI Layer

The names of registers occurring in the descriptions that follow and their abbreviations are listed below. For details of the registers occurring in the descriptions that follow and the names of their bit fields, refer to the User's Manual: Hardware of the microprocessor.

Details of the target microcontroller QSPI layer functions used by the QSPI FIT module are listed below.

Table 5-4 Register Names and Abbreviations

Abbreviation	Register Name
SPCR	QSPI control register
SSLP	QSPI slave select polarity register
SPPCR	QSPI pin control register
SPSR	QSPI status register
SPDR	QSPI data register
SPSCR	QSPI sequence control register
SPSSR	QSPI sequence status register
SPBR	QSPI bit rate register
SPDCR	QSPI data control register
SPCKD	QSPI clock delay register
SSLND	QSPI slave select negate delay register
SPND	QSPI next access delay register
SPCMD0 to SPCMD3	QSPI command registers 0 to 3
SPBFCR	QSPI buffer control register
SPBDCR	QSPI buffer data count setting register
SPBMUL0 to SPBMUL3	QSPI data transfer length multiple setting registers 0 to 3

5.3.1 r_qspi_smstr_ch_check()

(1) Purpose

Confirms whether or not the specified channel has been defined.

(2) Functionality

Ends normally if the specified channel has been defined.

(3) Note

Designate the channel to be used by enabling the line #define QSPI_SMSTR_CFG_CHx_INCLUDED (x = channel number) in $r_qspi_smstr_rx_config.h$.

5.3.2 r_qspi_smstr_enable()

(1) Purpose

Initializes the QSPI and enables its functionality. The function performs common processing up to the point at which transmission or transmission/reception are enabled. It also sets the bit rate.

(2) Functionality

Common processing is run until transmission or reception is enabled. Also sets the bit rate.

- 1. Cancels the module stop state.
 - Refer to the description of r_qspi_smstr_module_enable().
- 2. Common processing of procedure for enabling transmit settings, receive settings, and transmit/receive settings.
 - SPCR ← 08h: QSPI functionality disabled, some QSPI functionality initialized, master mode (QSPCLK pin output enabled)
 - SSLP ← 00h: QSSL signal low-active*1
 - SPPCR ← 36h: QIO2 and QIO3 fixed at 1 in single and dual modes, data output idle value fixed at 1
 - Set SPBR bit rate.
 - SPCKD \leftarrow 00h: SPCKD delay value setting (default value)
 - SSLND ← 00h: QSSL negate delay value (default value)
 - SPND ← 00h: Next access delay value (default value)
 - SPDCR ← 00h: Dummy data transmit disabled
 - Clear SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
 - SPSCR \leftarrow 00h: Sequence length, use SPCMD0
 - SPBFCR ← 30h:Transmit buffer trigger count 0 bytes, receive buffer trigger count 1 byte
 - SPCMD0 ← E203h:
 - CPHA = 1, CPOL = 1, bit rate, single-SPI, negate QSSL signal at transfer end, 32-bit, MSB-first, next access delay enabled, QSSL negate delay enabled, clock delay enabled
 - SPCMD1 ← E203h:
 - CPHA = 1, CPOL = 1, bit rate, single-SPI, negate QSSL signal at transfer end, 32-bit, MSB-first, next access delay enabled, QSSL negate delay enabled, clock delay enabled
 - SPCMD2 ← E203h:
 - CPHA = 1, CPOL = 1, bit rate, single-SPI, negate QSSL signal at transfer end, 32-bit, MSB-first, next access delay enabled, QSSL negate delay enabled, clock delay enabled

(3) Notes

This function forms a pair with r_qspi_smstr_disable().

5.3.3 r_qspi_smstr_disable()

(1) Purpose

Disables the QSPI.

(2) Functionality

Common processing of procedure for disabling transmit settings, receive settings, and transmit/receive settings.

RENESAS

1. Cancels the module stop state.

Refer to the description of r_qspi_smstr_module_enable().

2. Clears SPSSLF, SPTEF, and SPRFF in SPSR.

Refer to the description of r_qspi_smstr_spsr_clear().

3. Enables the module stop state.

Refer to the description of r_qspi_smstr_module_disablef().

(3) Notes

This function forms a pair with r_qspi_smstr_enable().

5.3.4 r_qspi_smstr_change()

(1) Purpose

Changes the bit rate and QSPCLK phase/polarity.

(2) Functionality

Sets the bit rate in SPBR and set the QSPCLK phase/polarity in SPCMD.

- 1. Set bit rate in SPBR.
- 2. Set CPHA (phase) and CPOL (polarity) in SPCMD0 to SPCMD2.

(3) Notes

None

5.3.5 r qspi smstr data set long()

(1) Purpose

Specifies 32-bit transmit data.

(2) Functionality

Writes data to SPDR.

(3) Notes

None

5.3.6 r_qspi_smstr_data_set_byte()

(1) Purpose

Specifies 8-bit transmit data.

(2) Functionality

Writes data to SPDR.

(3) Notes

5.3.7 r_qspi_smstr_data_get_long()

(1) Purpose

Fetches 32-bit receive data.

(2) Functionality

Fetches the data from SPDR and sets that value as the return value.

(3) Notes

None

5.3.8 r_qspi_smstr_data_get_byte()

(1) Purpose

Fetches 8-bit receive data.

(2) Functionality

Fetches the data from SPDR and sets that value as the return value.

(3) Notes

None

5.3.9 r_qspi_smstr_spsr_clear()

(1) Purpose

Clears the SPSSLF, SPTEF, and SPRFF flags in SPSR.

(2) Functionality

Clears the SPSSLF, SPTEF, and SPRFF flags in SPSR.

1. If any flag is set to 1, clears it to 0.

(3) Notes

None

5.3.10 r_qspi_smstr_sptef_clear()

(1) Purpose

Clears the SPTEF flag in SPSR.

(2) Functionality

Clears the SPTEF flag in SPSR.

1. If the flag is set to 1, clears it to 0.

(3) Notes

5.3.11 r_qspi_smstr_sprff_clear()

(1) Purpose

Clears the SPREF flag in SPSR.

(2) Functionality

Clears the SPREF flag in SPSR.

1. If the flag is set to 1, clears it to 0.

(3) Notes

None

5.3.12 r_qspi_smstr_spsslf_clear()

(1) Purpose

Clears the SPSSLF flag in SPSR.

(2) Functionality

Clears the SPSSLF flag in SPSR.

1. If the flag is set to 1, clears it to 0.

(3) Notes

None

5.3.13 r_qspi_smstr_spsr_addr()

(1) Purpose

Fetches the address of SPSR.

(2) Functionality

Sets the SPSR address as the return value.

(3) Notes

5.3.14 r_qspi_smstr_trx_enable_single()

(1) Purpose

Enables transmit/receive in single-SPI mode.

(2) Functionality

After switching pin functions from general I/O ports to QSPI functions, enables single-SPI mode QSPI functionality.

This function performs dedicated initialization processing of single-SPI mode transmit/receive settings as an initialization procedure following $r_qspi_smstr_enable()$.

- 1. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 2. Resets the transmit buffer and receive buffer. (Refer to the description of r qspi smstr buffer reset().)
- 3. Sets the transmit/receive buffer data count trigger and data count. (Refer to the description of r_qspi_smstr_datasize_set().)
- 4. Specifies the SPSCR reference sequence number, SPI operation mode, and QSSL signal control method.*¹ < When the data count is equal to half or more the QSPI transmit/receive buffer count*² and is not a multiple of 16 >
 - SPSCR ← 01h: SPCMD0 \rightarrow SPCMD1
 - SPCMD0.SPIMOD ← 00b: Single-SPI
 - SPCMD0.SSLKP ← 1b: Maintain QSSL signal level after transfer-end to start of next access
 - SPCMD1.SPIMOD ← 00b: Single-SPI
 - SPCMD1.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - < When the data count is other than the above >
 - SPSCR ← 00b: SPCMD0
 - SPCMD0.SPIMOD ← 00b: Single-SPI
 - SPCMD0.SSLKP ← 0b: Negate QSSL signal after transfer-end
- 5. Sets the pins to be used to QSPI functions.

Refer to the description of r_qspi_smstr_mpc_enable()

6. Sets SPE in SPCR (functionality enabled).

Sets SPE to enable QSPI functionality.

— SPCR ← 48h: QSPI functionality enabled, master mode (QSPCLK pin output enabled)

(3) Notes

This function forms a pair with r_qspi_smstr_trx_disable().

- 1. QSSL control functionality is not used. The QSSL pin can be reassigned to another function, so it is possible to set the QSSL pin as a general output port and assign it as the slave device select output.
- 2. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.

5.3.15 r_qspi_smstr_trx_disable()

(1) Purpose

Disables transmit/receive on the QSPI.

(2) Functionality

Disables transmit/receive operation. After switching pin functions from QSPI functions to general I/O ports, makes settings to disable transmit/receive.

RENESAS

- 1. Disables peripheral functions of pins. (Refer to the description of r_qspi_smstr_mpc_disable().)
- 2. Clears SPE in SPCR (functionality disabled).
 - Clears SPE to disable QSPI functionality.
 - SPCR ← 08h: QSPI functionality disabled, some QSPI functionality initialized, master mode (QSPCLK pin output enabled)
- 3. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 4. Sets SPSCR to value before reset.
 - SPSCR ← 00b: SPCMD0

(3) Notes

This function forms a pair with r_qspi_smstr_trx_enable().

5.3.16 r_qspi_smstr_tx_enable_dual()

(1) Purpose

Enables transmit in dual-SPI mode.

(2) Functionality

After switching pin functions from general I/O ports to QSPI functions, enables dual-SPI mode QSPI functionality.

This function performs dedicated initialization processing of dual-SPI mode transmit settings as an initialization procedure following r_qspi_smstr_enable().

- 1. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 2. Resets the transmit buffer and receive buffer. (Refer to the description of r qspi smstr buffer reset().)
- 3. Sets the transmit/receive buffer data count trigger and data count. (Refer to the description of r_qspi_smstr_datasize_set().)
- 4. Specifies the SPSCR reference sequence number, SPI read/write access setting, SPI operation mode, and QSSL signal control method.*1
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*2 and is not a multiple of 16 >
 - SPSCR ← 01h: SPCMD0 \rightarrow SPCMD1
 - SPCMD0.SPRW ← 0b: Write operation
 - SPCMD0.SPIMOD ← 01b: Dual-SPI
 - SPCMD0.SSLKP ← 1b: Maintain QSSL signal level after transfer-end to start of next access
 - SPCMD1.SPRW \leftarrow 0b: Write operation
 - SPCMD1.SPIMOD ← 01b: Dual-SPI
 - SPCMD1.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - < When the data count is other than the above >
 - SPSCR ← 00b: SPCMD0
 - SPCMD0.SPRW ← 0b: Write operation
 - SPCMD0.SPIMOD ← 01b: Dual-SPI
 - SPCMD0.SSLKP ← 0b: Negate QSSL signal after transfer-end
- 5. Sets the pins to be used to QSPI functions.

Refer to the description of r_qspi_smstr_mpc_enable()

6. Sets SPE in SPCR (functionality enabled).

Sets SPE to enable QSPI functionality.

— SPCR ← 48h: QSPI functionality enabled, master mode (QSPCLK pin output enabled)

(3) Notes

This function forms a pair with r_qspi_smstr_tx_disable().

- 1. QSSL control functionality is not used. The QSSL pin can be reassigned to another function, so it is possible to set the QSSL pin as a general output port and assign it as the slave device select output.
- 2. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.

5.3.17 r_qspi_smstr_tx_enable_quad()

(1) Purpose

Enables transmit in quad-SPI mode.

(2) Functionality

After switching pin functions from general I/O ports to QSPI functions, enables quad-SPI mode QSPI functionality.

This function performs dedicated initialization processing of quad-SPI mode transmit settings as an initialization procedure following $r_qspi_smstr_enable()$.

- 1. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 2. Resets the transmit buffer and receive buffer. (Refer to the description of r qspi smstr buffer reset().)
- 3. Sets the transmit/receive buffer data count trigger and data count. (Refer to the description of r_qspi_smstr_datasize_set().)
- 4. Specifies the SPSCR reference sequence number, SPI read/write access setting, SPI operation mode, and QSSL signal control method.*1
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*2 and is not a multiple of 16 >
 - SPSCR ← 01h: SPCMD0 \rightarrow SPCMD1
 - SPCMD0.SPRW ← 0b: Write operation
 - SPCMD0.SPIMOD ← 10b: Quad-SPI
 - SPCMD0.SSLKP ← 1b: Maintain QSSL signal level after transfer-end to start of next access
 - SPCMD1.SPRW \leftarrow 0b: Write operation
 - SPCMD1.SPIMOD ← 10b: Quad-SPI
 - SPCMD1.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - < When the data count is other than the above >
 - SPSCR ← 00b: SPCMD0
 - SPCMD0.SPRW ← 0b: Write operation
 - SPCMD0.SPIMOD ← 10b: Quad-SPI
 - SPCMD0.SSLKP ← 00b: Negate QSSL signal after transfer-end
- 5. Sets the pins to be used to QSPI functions.

Refer to the description of r_qspi_smstr_mpc_enable()

6. Sets SPE in SPCR (functionality enabled).

Sets SPE to enable QSPI functionality.

— SPCR ← 48h: QSPI functionality enabled, master mode (QSPCLK pin output enabled)

(3) Notes

This function forms a pair with r_qspi_smstr_tx_disable().

- 1. QSSL control functionality is not used. The QSSL pin can be reassigned to another function, so it is possible to set the QSSL pin as a general output port and assign it as the slave device select output.
- 2. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.

r_qspi_smstr_tx_disable() 5.3.18

(1) Purpose

Disables transmit/receive on the QSPI.

(2) Functionality

Disables transmit/receive operation. After switching pin functions from QSPI functions to general I/O ports, makes settings to disable transmit/receive.

- 1. Disables peripheral functions of pins. (Refer to the description of r_qspi_smstr_mpc_disable().)
- 2. Clears SPE in SPCR (functionality disabled).
 - Clears SPE to disable QSPI functionality.
 - SPCR ← 08h: QSPI functionality disabled, some QSPI functionality initialized, master mode (QSPCLK pin output enabled)
- 3. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 4. Sets SPSCR to value before reset.
 - SPSCR ← 00b: SPCMD0

(3) Notes

This function forms a pair with r_qspi_smstr_tx_enable_dual() or r_qspi_smstr_tx_enable_quad().

5.3.19 r_qspi_smstr_rx_enable_dual()

(1) Purpose

Enables transmit in dual-SPI mode.

(2) Functionality

After switching pin functions from general I/O ports to QSPI functions, enables dual-SPI mode QSPI functionality.

This function performs dedicated initialization processing of dual-SPI mode receive settings as an initialization procedure following r_qspi_smstr_enable().

- 1. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 2. Resets the transmit buffer and receive buffer. (Refer to the description of r qspi smstr buffer reset().)
- 3. Sets the transmit/receive buffer data count trigger and data count. (Refer to the description of r_qspi_smstr_datasize_set().)
- 4. Specifies the SPSCR reference sequence number, SPI read/write access setting, SPI operation mode, and QSSL signal control method.*1
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*2 and is not a multiple of 16 >
 - SPSCR ← 02h: SPCMD0 \rightarrow SPCMD1 \rightarrow SPCMD2
 - SPCMD0.SPRW ← 1b: Read operation
 - SPCMD0.SPIMOD ← 01b: Dual-SPI
 - SPCMD0.SSLKP ← 1b: Maintain QSSL signal level after transfer-end to start of next access
 - SPCMD1.SPRW ← 1b: Read operation
 - SPCMD1.SPIMOD ← 01b: Dual-SPI
 - SPCMD1.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - SPCMD2.SPRW ← 0b: Write operation (dummy write sequence setting for transfer-end)
 - SPCMD2.SPIMOD ← 10b: Quad-SPI
 - < When the data count is other than the above >
 - SPSCR ← 01b: SPCMD0 \rightarrow SPCMD1
 - SPCMD0.SPRW ← 1b: Read operation
 - SPCMD0.SPIMOD ← 01b: Dual-SPI
 - SPCMD0.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - SPCMD1.SPRW ← 0b: Write operation (dummy write sequence setting for transfer-end)
 - SPCMD1.SPIMOD ← 10b: Quad-SPI
- 5. Sets the pins to be used to QSPI functions.

Refer to the description of r_qspi_smstr_mpc_enable()

6. Sets SPE in SPCR (functionality enabled).

Sets SPE to enable QSPI functionality.

— SPCR ← 48h: QSPI functionality enabled, master mode (QSPCLK pin output enabled)

(3) Notes

This function forms a pair with r_qspi_smstr_rx_disable().

- 1. QSSL control functionality is not used. The QSSL pin can be reassigned to another function, so it is possible to set the QSSL pin as a general output port and assign it as the slave device select output.
- 2. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.

5.3.20 r_qspi_smstr_rx_enable_quad()

(1) Purpose

Enables transmit in quad-SPI mode.

(2) Functionality

After switching pin functions from general I/O ports to QSPI functions, enables quad-SPI mode QSPI functionality.

This function performs dedicated initialization processing of quad-SPI mode receive settings as an initialization procedure following r_qspi_smstr_enable().

- 1. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 2. Resets the transmit buffer and receive buffer. (Refer to the description of r qspi smstr buffer reset().)
- 3. Sets the transmit/receive buffer data count trigger and data count. (Refer to the description of r_qspi_smstr_datasize_set().)
- 4. Specifies the SPSCR reference sequence number, SPI read/write access setting, SPI operation mode, and QSSL signal control method.*1
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*2 and is not a multiple of 16 >
 - SPSCR ← 02h: SPCMD0 \rightarrow SPCMD1 \rightarrow SPCMD2
 - SPCMD0.SPRW ← 1b: Read operation
 - SPCMD0.SPIMOD ← 10b: Quad-SPI
 - SPCMD0.SSLKP ← 1b: Maintain QSSL signal level after transfer-end to start of next access
 - SPCMD1.SPRW ← 1b: Read operation
 - SPCMD1.SPIMOD ← 10b: Quad-SPI
 - SPCMD1.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - SPCMD2.SPRW ← 0b: Write operation (dummy write sequence setting for transfer-end)
 - SPCMD2.SPIMOD ← 10b: Quad-SPI
 - < When the data count is other than the above >
 - SPSCR ← 01b: SPCMD0 \rightarrow SPCMD1
 - SPCMD0.SPRW ← 1b: Read operation
 - SPCMD0.SPIMOD ← 10b: Quad-SPI
 - SPCMD0.SSLKP ← 0b: Negate QSSL signal after transfer-end
 - SPCMD1.SPRW ← 0b: Write operation (dummy write sequence setting for transfer-end)
 - SPCMD2.SPIMOD ← 10b: Quad-SPI
- 5. Sets the pins to be used to QSPI functions.

Refer to the description of r_qspi_smstr_mpc_enable()

6. Sets SPE in SPCR (functionality enabled).

Sets SPE to enable QSPI functionality.

— SPCR ← 48h: QSPI functionality enabled, master mode (QSPCLK pin output enabled)

(3) Notes

This function forms a pair with r_qspi_smstr_rx_disable().

- 1. QSSL control functionality is not used. The QSSL pin can be reassigned to another function, so it is possible to set the QSSL pin as a general output port and assign it as the slave device select output.
- 2. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.

5.3.21 r_qspi_smstr_rx_disable()

(1) Purpose

Disables transmit/receive on the QSPI.

(2) Functionality

Disables transmit/receive operation. After switching pin functions from QSPI functions to general I/O ports, makes settings to disable transmit/receive.

- 1. Disables peripheral functions of pins. (Refer to the description of r_qspi_smstr_mpc_disable().)
- 2. Clears SPE in SPCR (functionality disabled).
 - Clears SPE to disable QSPI functionality.
 - SPCR ← 08h: QSPI functionality disabled, some QSPI functionality initialized, master mode (QSPCLK pin output enabled)
- 3. Clears SPSSLF/SPTEF/SPRFF in SPSR. (Refer to the description of r_qspi_smstr_spsr_clear().)
- 4. Sets SPSCR to value before reset.
 - SPSCR ← 00b: SPCMD0

(3) Notes

This function forms a pair with r_qspi_smstr_rx_enable_dual() or r_qspi_smstr_rx_enable_quad().

5.3.22 r_qspi_smstr_buffer_reset()

(1) Purpose

Resets the transmit buffer and receive buffer.

(2) Functionality

Uses SPBFCR to reset the transmit buffer and receive buffer, then sets both to the normal operating state.

(3) Notes

5.3.23 r_qspi_smstr_datasize_set()

(1) Purpose

Sets the transmit buffer data count trigger, receive buffer data count trigger, and transmit/receive data count.

(2) Functionality

Uses SPBFCR to set the transmit buffer data count trigger and receive buffer data count trigger. Then sets the transmit/receive data count by setting the transfer data length in SPB of SPCMDn (n = 0 to 2) and the transfer data length multiple in SPBMULn (n = 0 to 2).

- 1. Sets the transmit/receive buffer data count trigger, transfer data length, and transfer data length multiple.
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*1 and is not a multiple of 16 >
 - SPBFCR ← 1Dh: Transmit buffer data count trigger 16 bytes, receive buffer data count trigger 16 bytes
 - SPCMD0.SPB ← 0010b: Sequence 0 transfer data length 32 bits (4 bytes)
 - SPBMUL0 sequence 0 transfer data length multiple setting:
 Equal to (total data count / half of QSPI buffer count) * (half of QSPI buffer count / transfer data length)
 - SPCMD1.SPB ← 0000b: Sequence 1 transfer data length 8 bits (1 byte)
 - SPBMUL1 sequence 1 transfer data length multiple setting:
 Equal to remainder of (total data count / half of QSPI buffer count)
 - < When the data count is equal to half or more the QSPI transmit/receive buffer count*1 and is a multiple of 16 >
 - SPBFCR ← 1Dh: Transmit buffer data count trigger 16 bytes, receive buffer data count trigger 16 bytes
 - SPCMD0.SPB \leftarrow 0010b: Sequence 0 transfer data length 32 bits (4 bytes)
 - SPBMUL0 sequence 0 transfer data length multiple setting:

 Equal to (total data count / half of QSPI buffer count) * (half of QSPI buffer count / transfer data length)
 - < When the data count is equal to less than half the OSPI transmit/receive buffer count*1 >
 - SPBFCR ← 30h: Transmit buffer data count trigger 0 bytes, receive buffer data count trigger 1 byte
 - SPCMD0.SPB ← 0000b: Sequence 0 transfer data length 8 bits (1 byte)
 - SPBMUL0 sequence 0 transfer data length multiple setting: Equal to total data count

(3) Notes

1. The RX64M, RX65N and RX71M have 32 8-bit buffers each for transmission and reception, so half of the buffer count is 16.



5.4 Details of Functions of Target Microcontroller Dev Layer

Details of the target microcontroller dev layer functions used by the QSPI FIT module are listed below.

5.4.1 r_qspi_smstr_io_init()

(1) Purpose

Sets the pins to be used as general I/O ports, then sets the QIO0 to QIO3 pins to the port input state and QSPCLK pin to the port output state.

(2) Functionality

1. Sets the pins to be used as general I/O ports.

Refer to the description of r_qspi_smstr_mpc_disable()

2. Sets the QSPCLK pin to port "H" output.

Refer to the description of r_qspi_smstr_clk_init()

3. Sets the QIO0 to QIO3 pins to port input.

Refer to the description of r_qspi_smstr_dataio0_init(), r_qspi_smstr_dataio1_init(), r_qspi_smstr_dataio2_init(), and r_qspi_smstr_dataio3_init()

(3) Notes

Changes pin settings from peripheral functions to general I/O functions. Confirm that other peripheral functions are not in use before calling this function.

5.4.2 r_qspi_smstr_io_reset()

(1) Purpose

Sets the pins to be used as general I/O ports, then sets the input and output pins to the port input state.

(2) Functionality

Sets the pins to be used as general I/O ports, then sets the QIO0 to QIO3 pins and QSPCLK pin to the port input state.

- 1. Sets the pins to be used as general I/O ports.
 - Refer to the description of r_qspi_smstr_mpc_disable()
- 2. Sets the QSPCLK pin to port input.
 - Refer to the description of r_qspi_smstr_clk_reset()
- 3. Sets the QIO0 to QIO3pins to port input.

Refer to the description of $r_qspi_smstr_dataio0_reset()$, $r_qspi_smstr_dataio1_reset()$, $r_qspi_smstr_dataio2_reset()$, and $r_qspi_smstr_dataio3_reset()$

(3) Notes

This function forms a pair with r_qspi_smstr_io_init().



5.4.3 r_qspi_smstr_mpc_enable()

(1) Purpose

Makes QSPI function settings for the pins to be used.

(2) Functionality

As described in the Procedure for Specifying Input/Output Pin Functions item in the Multi-Function Pin Controller (MPC) section of the microcontroller User's Manual: Hardware, this function performs the following steps to make register settings.

- 1. Clears the corresponding bit in the port mode register (PMR) to 0 to set a pin as a general I/O port.
 - PMR bits for QIO0 to QIO3 and QSPCLK pins ← 0b: Used as general I/O port
- 2. Sets the write-protect register (PWPR) to enable writing to the Pxn pin function control register (PxnPFS).
 - PWPR.B0WI \leftarrow 0b: Writing to PFSWE bit enabled
 - PWPR.PFSWE ← 1b: Writing to PFS register enabled
- 3. Specifies QSPI pin functions by setting the PxnPFS.PSEL[4:0] bit field.
 - PxnPFS for QIO0 to QIO3 pins ← 1Bh: Usable as QIO0 to QIO3 pins*1
 - PxnPFS for QSPCLK pin ← 1Bh: Usable as QSPCLK pin*1
- 4. Clears the PWPR.PFSWE bit to 0 to disable writing to the PxnPFS register.
 - PWPR.PFSWE ← 0b: Writing to PFS register disabled
 - PWPR.B0WI ← 1b: Writing to PFSWE bit disabled
- 5. Change the PMR setting value to 1 for each pin to switch to QSPI pin functions.
 - PMR bits for QIO0 to QIO3 and QSPCLK pins ← 1b: Used for QSPI functions

(3) Notes

Settings are made to the Pxn pin function control register (PxnPFS) while the PMR register bits corresponding to the target pins are cleared to 0. Making settings to the PxnPFS register while the PMR register bit corresponding to the target pin is set to 1 can cause unintended edge input if the pin is set to input or unintended pulse output if the pin is set to output.

1. The setting value may differ according to the microcontroller used.

5.4.4 r_qspi_smstr_mpc_disable()

(1) Purpose

Makes QSPI function settings for the pins to be used.

(2) Functionality

As described in the Procedure for Specifying Input/Output Pin Functions item in the Multi-Function Pin Controller (MPC) section of the microcontroller User's Manual: Hardware, this function performs the following steps to make register settings.

- 1. Clears the corresponding bit in the port mode register (PMR) to 0 to set a pin as a general I/O port.
 - PMR bits for QIO0 to QIO3 and QSPCLK pins ← 0b: Used as general I/O port
- 2. Sets the write-protect register (PWPR) to enable writing to the Pxn pin function control register (PxnPFS).
 - PWPR.B0WI ← 0b: Writing to PFSWE bit enabled
 - PWPR.PFSWE ← 1b: Writing to PFS register enabled
- 3. Specifies port pin functions by setting the PxnPFS.PSEL[4:0] bit field.
 - PxnPFS for QIO0 to QIO3 and QSPCLK pins ← 00h: Hi-Z (value after reset)
- 4. Clears the PWPR.PFSWE bit to 0 to disable writing to the PxnPFS register.
 - PWPR.PFSWE ← 0b: Writing to PFS register disabled
 - PWPR.B0WI ← 1b: Writing to PFSWE bit disabled

(3) Notes

Settings are made to the Pxn pin function control register (PxnPFS) while the PMR register bits corresponding to the target pins are cleared to 0. Making settings to the PxnPFS register while the PMR register bit corresponding to the target pin is set to 1 can cause unintended edge input if the pin is set to input or unintended pulse output if the pin is set to output.

- 5.4.5 r_qspi_smstr_dataio0_init() 5.4.6 r_qspi_smstr_dataio1_init()
- 5.4.7 r_qspi_smstr_dataio2_init()
- 5.4.8 r_qspi_smstr_dataio3_init()

(1) Purpose

Sets the QIOn (n = 0 to 3) pin to the port input state.

(2) Functionality

- 1. Uses the open line control register (ODRn) to set the output state of the QIOn pin to CMOS output.
 - QIOn pin ODR ← 0b: CMOS output
- 2. Uses the pull-up control register (PCR) to disable input pull-up for the QIOn pin.
 - QIOn pin PCR ← 0b: Input pull-up disabled
- 3. Uses the drive capacity control register (DSCR) to specify the port drive capacity of the QIOn pin.

The following settings are recommended, according to the conditions imposed by the AC timing characteristics of the microcontroller used.*1*2

RX64M, RX71M, RX65N

Sets the port drive capacity of the QIOn pin to "high-drive output."

- QIOn pin DSCR ← 1b: High-drive output
- 4. Uses the port direction register (PDR) to set the QIOn pin to port input.
 - QIOn pin PDR ← 0b: Input port

(3) Notes

- 1. Depending on the microcontroller used, the output low-level allowable current value (I_{OL}) and output low-level (V_{OL}) characteristics may differ for normal output and high-drive output. Use the setting that is appropriate for the connected device.
- 2. The pins that can be used with the drive capacity control register (DSCR) are limited.

- 5.4.9 r_qspi_smstr_dataio0_reset()
- 5.4.10 r_qspi_smstr_dataio1_reset()
- 5.4.11 r_qspi_smstr_dataio2_reset()
- 5.4.12 r qspi smstr dataio3 reset()

(1) Purpose

Sets the QIOn (n = 0 to 3) pin to the port input state.

(2) Functionality

- 1. Uses the port direction register (PDR) to set the QIOn pin to port output.
 - QIOn pin ODR ← 0b: Input port
- 2. Uses the drive capacity control register (DSCR) to set the port drive capacity of the QIOn pin to normal output (value after a reset).

RX64M, RX71M, RX65N

Sets the port drive capacity of the QIOn pin to "normal output."

- QIOn pin DSCR ← 0b: Normal output
- 3. Uses the pull-up control register (PCR) to disable input pull-up for the QIOn pin.
 - QIOn pin PCR ← 0b: Input pull-up disabled
- 4. Uses the open drain control register (ODRn) to set the output state of the QIOn pin to CMOS output (value after a reset).
 - QIOn pin ODR \leftarrow 0b: CMOS output

(3) Notes

None

5.4.13 r_qspi_smstr_clk_init()

(1) Purpose

Sets the QSPCLK pin to port "H" output.

(2) Functionality

- 1. Uses the open drain control register (ODRn) to set the output state of the QSPCLK pin to CMOS output.
 - QSPCLK pin ODR ← 0b: CMOS output
- 2. Uses the drive capacity control register (DSCR) to specify the port drive capacity of the QSPCLK pin.

The following settings are recommended, according to the conditions imposed by the AC timing characteristics of the microcontroller used.*1*2

RX64M, RX71M, RX65N

Sets the port drive capacity of the QSPCLK pin to "high-drive output."

- QSPCLK pin DSCR ← 1b: High-drive output
- 3. Uses the port output data register (PODR) to set the OSPCLK pin to high-level output.
 - QSPCLK pin PODR ← 1b: High-level output
- 4. Uses the port direction register (PDR) to set the QSPCLK pin to port output.
 - QSPCLK pin PDR ← 1b: Output port

(3) Notes

- 1. Depending on the microcontroller used, the output low-level allowable current value (I_{OL}) and output low-level (V_{OL}) characteristics may differ for normal output and high-drive output. Use the setting that is appropriate for the connected device.
- 2. The pins that can be used with the drive capacity control register (DSCR) are limited.

5.4.14 r_qspi_smstr_clk_reset()

(1) Purpose

Sets the QSPCLK pin to the port input state.

(2) Functionality

- 1. Uses the port direction register (PDR) to set the QSPCLK pin to port input.
 - QSPCLK pin PDR ← 0b: Input port
- 2. Uses the port output data register (PODR) to set the QSPCLK pin to low-level output (value after a reset).
 - QSPCLK pin PODR \leftarrow 0b: Low-level output
- 3. Uses the drive capacity control register (DSCR) to set the port drive capacity of the QSPCLK pin to normal output (value after a reset).

RX64M, RX71M, RX65N

Sets the port drive capacity of the QSPCLK pin to "normal output."

- QSPCLK pin DSCR ← 0b: Normal output
- 4. Uses the open drain control register (ODRn) to set the output state of the QSPCLK pin to CMOS output (value after a reset).
 - QSPCLK pin ODR ← 0b: CMOS output

(3) Notes

None

5.4.15 r_qspi_smstr_module_enable()

(1) Purpose

Cancels the module stop state.

(2) Functionality

Cancels the module stop state.

- 1. Uses the protect register (PRCR) and module stop control register (MSTPCRB) to cancel the module stop state.
 - PRCR ← A502h: Module stop control register protect canceled
 - MSTPCRB.MSTPBxx ← 0b: Module stop canceled, reading/writing to QSPI registers enabled
 - PRCR ← A500h: Module stop control register protect enabled

(3) Notes

It is not possible to read from or write to the registers of a module that is in the module stop state. After this function is run, the QSPI registers can be accessed. Note that register values are maintained when in the module stop state.

5.4.16 r_qspi_smstr_module_disable()

(1) Purpose

Enables the module stop state.

(2) Functionality

- 1. Uses the protect register (PRCR) and module stop control register (MSTPCRB) to cancel the module stop state, allowing QSPI functions to make register settings.
 - PRCR ← A502h: Module stop control register protect canceled
 - MSTPCRB.MSTPBxx ← 1b: Module stopped, reading/writing to QSPI registers disabled
 - PRCR ← A500h: Module stop control register protect enabled

(3) Notes



5.4.17 r_qspi_smstr_tx_dmacdtc_wait()

(1) Purpose

Performs DMAC/DTC transmit-end wait processing.

(2) Functionality

A software loop is used to wait for the end of DMAC/DTC transmission. The loop is run 50,000 times. If the amount of data to be sent at once is large, the loop count may exceed the upper limit before a successful transfer-end. If necessary, modify the processing code by increasing the loop count, etc., as appropriate.

(3) Note

The QSPI FIT module does not include the DMAC FIT module or DTC FIT module. These must be obtained separately.

When modifying the processing code, ensure that a value of QSPI_SMSTR_ERR_PARAM or QSPI_SMSTR_ERR_HARD is returned in case of error.

5.4.18 r_qspi_smstr_rx_dmacdtc_wait()

(1) Purpose

Performs DMAC/DTC receive-end wait processing.

(2) Functionality

A software loop is used to wait for the end of DMAC/DTC transmission. The loop is run 50,000 times. If the amount of data to be sent at once is large, the loop count may exceed the upper limit before a successful transfer-end. If necessary, modify the processing code by increasing the loop count, etc., as appropriate.

(3) Note

The QSPI FIT module does not include the DMAC FIT module or DTC FIT module. These must be obtained separately.

When modifying the processing code, ensure that a value of QSPI_SMSTR_ERR_PARAM or QSPI_SMSTR_ERR_HARD is returned in case of error.

5.4.19 r_qspi_smstr_int_spti_init()

(1) Purpose

Initializes the SPTI interrupt.

(2) Functionality

1. IENx setting

SPTI interrupt request enable bit: Disable

2. IR setting

SPTI interrupt status flag: Clear

(3) Note



5.4.20 r_qspi_smstr_int_spri_init()

(1) Purpose

Initializes the SPRI interrupt.

(2) Functionality

1. IENx setting

SPRI interrupt request enable bit: Disable

2. IR setting

SPRI interrupt status flag: Clear

(3) Note

None

5.4.21 r_qspi_smstr_int_spti_ier_set()

(1) Purpose

Sets the ICU.IERm.IENj bit of the SPTI interrupt.

(2) Functionality

1. IENx setting

SPTI interrupt request enable bit: Enable

(3) Note

None

5.4.22 r_qspi_smstr_int_spri_ier_set()

(1) Purpose

Sets the SPRI interrupt request ICU.IERm.IENj bit.

(2) Functionality

1. IENx setting

SPRI interrupt request enable bit: Enable

(3) Note

5.5 Note on Drive Capacity Control Register (DSCR) Setting

Depending on the microcontroller used, the output low-level allowable current value (I_{OL}) and output low-level (V_{OL}) characteristics may differ for normal output and high-drive output. Use the setting that is appropriate for the connected device.

5.6 Port Functions of QSPI Pins on Each Microcontroller

Depending on the microcontroller used, the method of controlling the open drain control register (ODR) and drive capacity control register (DSCR) differs. Table 5-5 lists the port functions of the QSPI pins on each microcontroller.

Table 5-5 Port Functions of QSPI Pins on Each Microcontroller

MCU	Channel	Pin	Port Number	Open Drain Control Register (ODR)	Drive Capacity Control Register (DSCR)
RX64M	QSPI0	QSPCLK	P77	CMOS/Open drain	Fixed at high-drive
RX65N			PD5	CMOS/Open drain	Normal/High-drive
RX71M		QMO/QIO0	PC3	CMOS/Open drain	Normal/High-drive
			PD6	CMOS/Open drain	Normal/High-drive
		QMO/QIO1	PC4	CMOS/Open drain	Normal/High-drive
			PD7	CMOS/Open drain	Normal/High-drive
		QIO2	P80	CMOS/Open drain	Fixed at high-drive
			PD2	CMOS/Open drain	Normal/High-drive
		QIO3	P81	CMOS/Open drain	Fixed at high-drive
			PD3	CMOS/Open drain	Normal/High-drive

Reference Documents

User's Manual: Hardware

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

User's Manual: Development Tools

[e² studio] RX Family C/C++ Compiler Package V.2.01.00 User's Manual: RX Build Rev.1.00 (R20UT02747) [e² studio] RX Family C/C++ Compiler Package V.2.01.00 User's Manual: RX Coding Rev.1.00 (R20UT02748) [e² studio] RX Family C/C++ Compiler Package V.2.01.00 User's Manual: Message Rev.1.00 (R20UT02749)

The latest version can be downloaded from the Renesas Electronics website.

Technical Update

The following technical update applies to this module.

• TN-RX*-A145A/E It has already been met from Rev.1.00.

Revision History

Revision	on History	Descript	ion
Rev.	Date	Page	Summary
1.00	Jul 31, 2014		First edition issued
1.06	Aug 29, 2014	_	Matched Rev. of the application note with Ver. of the source code.
			Revised r_qspi_smstr_private.h of the src directory.
			Revised r_qspi_smstr.c of the src directory.
		- <u></u>	Added demo source for DTC in demo directory.
		<u>—</u> 5	1.4 Related Application Note: Added new content
		75	Reference Documents: Added new item
1.08	Dec 26, 2014		Changed DMAC/DTC to DMAC or DTC.
1.00	Dec 20, 2014	-	Changed blindc/bite to blinde of bite. Changed folder/file name from 'r_qspi_smstr' to
		-	'r_qspi_smstr_rx'.
		1	Added RX71M Group in Target Devices.
		1	Added RA7 IIII Gloup III Target Devices. Added an application note (R01AN1826EU) in Related
		1	Documents.
		3	Added R_QSPI_SMstr_1ms_Interval() in Table 2.1 and Note 2
			in 1.2.1 Overview of APIs.
		4	Changed type name of 'Board used' in (1)RX64M, 1.2.2 Operating Environment and Memory Sizes.
		4	Changed type size of 'Max. interrupt stack' in (1)RX64M, 1.2.2 Operating Environment and Memory Sizes.
		5	Added (2)RX71M, 1.2.2 Operating Environment and Memory Sizes.
		6	Added the following application notes (4)RX71M, 1.3 Related Application Note.
			-Compare Match Timer Module Using Firmware Integration Technology (R01AN1856EU)
			-EEPROM Access Clock Synchronous control module Using Firmware Integration Technology (R01AN2325EJ)
			-General Purpose Input/Output Driver Module Using Firmware Integration Technology (R01AN1721EU)
			-Multi-Function Pin Controller Module Using Firmware
			Integration Technology (R01AN1724EU)
		9	Changed file name in 1.6.4 Software Structure (b).
		9	Changed file name in 1.6.4 Software Structure (c).
		9	Added '(R01AN2325EJ)' and 'The SPI serial EEPROM Control
		· ·	Software has driver interface functions
			(r_eeprom_spi_drvif_devX.c: X=0 or 1) to incorporate the QSPI FIT module.' in 1.6.4 Software Structure (d).
		25	Changed state in 1.6.8 State Transition Diagram.
		26	Changed r_cgc_rx in 2.2 Software Requirements.
		26	Added r_dmaca_rx, r_dtc_rx, r_cmt_rx, r_gpio_rx and
		_0	r_mpc_rx in 2.2 Software Requirements.
		26	Changed header file in 2.4 Header Files
		27	Separated the contents of r_qspi_smstr_rx_config.h to
		_•	r_qspi_smstr_rx_config.h and r_qspi_smstr_rx_pin_config.h in 2.6 Compile Settings.
		27	Changed name of definition in 2.6 Compile Settings.
		29	Changed contents of 7.a and 7.b in 2.9.1 Adding the QSPI FIT
			Changed contonic of the and the in 2.0.1 Maing the QUI II II

		module (when not using the plug in)
	20	module (when not using the plug-in).
	29	Added r_qspi_smstr_rx_pin_config_reference.h in 2.9.1 Adding the QSPI FIT module (when not using the plug-in).
	22	
	32	Changed explanation in 2.10.3 DMAC/DTC.
	32	Added 2.10.4 CMT.
	33	Changed explanation in 2.11 Using the Module in Other Than an FIT Module Environment.
	33	Added 2.12 Pin States.
	34	Changed "general output ports" to "general output ports in the high-output state" at description in 3.1 R_QSPI_SMster_Open().
	36	Changed "the QSPCLK pin is set to the same state as before the reset (general I/O port)" to "the QSPCLK is set as general output ports in the high-output state" at description in 3.2 R_QSPI_SMster_Close().
	40	Added contents at Special Notes in 3.4 R_QSPI_SMster_Write().
	42	Added contents at Special Notes in 3.5 R_QSPI_SMster_Read().
	51	Added "Executes the end processing of fetching the error log using LONGQ FIT module." and "For the setting of the error log size, refer to the LONGQ FIT module." at Description in 3.13 R_QSPI_SMster_Log().
	53	Added 3.15 R_QSPI_SMster_1ms_Interval().
	59	Added RX71M in (3)Notes,
	61	4.1.14 r_qspi_smstr_trx_enable_single()
	62	4.1.16 r_qspi_smstr_tx_enable_dual()
	64	4.1.17 r_qspi_smstr_tx_enable_quad()
	65	4.1.19 r_qspi_smstr_rx_enable_dual()
	67	4.1.20 r_qspi_smstr_rx_enable_quad()
		4.1.23 r_qspi_smstr_datasize_set().
	71	Added RX71M in (2)Functionality,
		4.2.5 r_qspi_smstr_datao0_init()
		4.2.6 r_qspi_smstr_datao1_init()
		4.2.7 r_qspi_smstr_datao2_init()
		4.2.8 r_qspi_smstr_datao3_init().
	72	Added RX71M in (2)Functionality,
		4.2.9 r_qspi_smstr_datao0_reset()
		4.2.10 r_qspi_smstr_datao1_reset()
		4.2.11 r_qspi_smstr_datao2_reset()
		4.2.12 r_qspi_smstr_datao3_reset().
	72	Added RX71M in (2)Functionality, 4.2.13 r_qspi_smstr_clk_init().
	73	Added RX71M in (2)Functionality, 4.2.14 r_qspi_smstr_clk_reset().
	76	Added RX71M in 4.4 Port Functions of QSPI Pins on Each
	70	Microcontroller.
	76	Moved content for SPI serial EEPROM from 4.5 Sample
		program in Demo Folder to 1.6.4 Software Structure.
Con 20, 2010	4	Removed content for QSPI serial Flash memory.
Sep 30, 2016	1	Added RX65N Group in Target Devices.
	6	Added (3) RX65N, 1.2.2 Operating Environment and Memory Sizes.

RENESAS

1.09

			Comig i initiwaro intogration i comiciog
		28	Changed #define name in 2.6 Compile Settings.
		28-29	Added "RX64M QSPI" in 2.6 Compile Settings.
		30	Updated explanation in 2.9 Adding Driver to Your Project.
		55	Moved 2.12 Pin States to 4.Pin Setting.
		61-69	Added RX65N in (3)Notes,
			5.1.14 r_qspi_smstr_trx_enable_single()
			5.1.16 r_qspi_smstr_tx_enable_dual()
			5.1.17 r_qspi_smstr_tx_enable_quad()
			5.1.19 r_qspi_smstr_rx_enable_dual()
			5.1.20 r_qspi_smstr_rx_enable_quad()
		70.75	5.1.23 r_qspi_smstr_datasize_set().
		73-75	Added RX65N in (2)Functionality,
			5.2.5 r_qspi_smstr_dataio0_init()
			5.2.6 r_qspi_smstr_dataio1_init()
			5.2.7 r_qspi_smstr_dataio2_init()
			5.2.8 r_qspi_smstr_dataio3_init()
			5.2.9 r_qspi_smstr_dataio0_reset()
			5.2.10 r_qspi_smstr_dataio1_reset()
			5.2.11 r_qspi_smstr_dataio2_reset()
			5.2.12 r_qspi_smstr_dataio3_reset()
			5.2.13 r_qspi_smstr_clk_init()
		70	5.2.14 r_qspi_smstr_clk_reset()
		78	Added RX65N in 5.4 Port Functions of QSPI Pins on Each Microcontroller.
.10	Jul 31, 2017	1	Added RX651 Group in Target Devices.
		-	Changed the following chapter.
			- Changed 1.1 QSPI FIT Module.
			- Changed 1.2 Overview of QSPI FIT Module.
			- Changed 1.4 Example.
			- Changed 1.5 State Transition Diagram.
			-Changed 2. API Information.
			- Moved from 1.2 Overview and Memory Size of APIs to 5.1
			Operating Confirmation Environment.
			 Moved form 5. Related Application Notes to 6. Related Application Notes.
			Added the following chapter.
			- Added 2.4 Interrupt vector.
			- Added 2.4 Interrupt vector Added 2.8 Code Size.
			- Added 2.11 Callback function.
			- Added 2.11 Caliback function Added 2.12 Adding FIT Module to your Project.
			- Added 5.2 Trouble Shooting.
		26	Deleted r_cgc_rx in 2.2 Software Requirements.
1.11	Feb 01, 2019	57	Added Table 5-1 Operation Confirmation Conditions(Ver.1.11
	1 60 01, 2019	-	Changes associated with functions:
		_	Added support setting function of configuration option Using
			GUI on Smart Configurator.
			[Description]
			Added a setting file to support configuration option setting
			function by GUI.
.12	May 20, 2019	-	Update the following compilers
1.12	May 20, 2019	-	GCC for Renesas RX

QSPI Clock Synchronous Single Master Control Module Using Firmware Integration Technology

1		Deleted R01AN1723 and R01AN1826 from Related
		Documents.
1		Added Target Compilers.
2	6	Added revision of dependent r_bsp module in 2.2 Software
		Requirements.
3	0	2.8 Code Size, amended.
5	6	Changed Pin Setting macro definition in 4.Pin Setting.
<u>-</u> 5	8	Added Table 5-3 Operation Confirmation Conditions(Ver.1.12).

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights,
 or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this
 document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.