

核心板缺省功能阻容设置		
核心板芯片	R7KA8T2L	R7KA8P1K
C168-169	0.1uF	NC
C170	0.1uF	2.2uF
C171-C174	NC	0.1uF
C191-C192	NC	0.1UF
R145-R150	NC	NC
R151-R168	0R	NC
R170	0R	2.20K 1%
L171	NC	120R@100M
R172-R180	NC	0R
R191-R193	NC	0R


[www.gitee.com/  
ramcu/cpk\\_examples](http://www.gitee.com/ramcu/cpk_examples)



[www.github.com/  
renesas/cpk examples](https://www.github.com/renesas/cpk_examples)



由于BA8P1/D2/M2和BA8T2的部分管脚网络不同，通过选装阻容的方式，应对不同型号的IC贴装。

此原理图为贴装BA8T2时的器件贴装。






MIPI部分

连接电源的器件靠近MCU摆放，  
连接信号的器件在MCU到BTB接插件之间任意摆放。




### 电阻选装


连接电源的器件靠近MCU摆放，  
连接信号的器件在MCU到BTB接插件之间任意摆放。




与电源相关的引脚，MCU信号出来后立即用由阻分离



将公线走到T1(DTP)附近再用中阳分离



外接电池




瑞萨电子www.renesas.com  
东莞野火电子技术有限公司


---

Part Number:


MCU 电源



## 用户按键




## LED




如果使用USB HS, 主晶振只能选12/20/24/48MHz


## 接口信号



## 通孔拓展



## 晶振



瑞萨电子 www.renesas.com  
东莞野火电子技术有限公司


Title CPKNET-RA8T2核心板

Size A3 Document Number MCU IO Rev V1.1

Date: Wednesday, January 07, 2026 Sheet 2 of 10

# Jlink OB

Page1: MCU 电源  
 Page2: MCU I/O  
 Page3: Jlink OB  
 Page4: USB HS  
 Page5: SDRAM  
 Page6: STORAGE MEMORY  
 Page7: 电源LDO/DCDC/MIPI/FLASH  
 Page8: BTB




瑞萨电子 [www.renesas.com](http://www.renesas.com)

Title		
A4	Document Number	Rev
Jlink OB		V1.1
Date: Wednesday, January 07, 2026	Sheet 3 of 10	

## USB HS

如果使用USB HS, 主晶振只能选12/20/24/48MHz

Page1: MCU 电源  
 Page2: MCU I/O  
 Page3: Jlink OB  
 Page4: USB HS  
 Page5: SDRAM  
 Page6: STORAGE MEMORY  
 Page7: 电源LDO/DCDC/MIPI/FLASH  
 Page8: BTB







瑞萨电子 www.renesas.com  
 东莞野火电子技术有限公司

Title		
A4	USB HS	V1.1
Date: Wednesday, January 07, 2026	Sheet 4 of 10	

# SDRAM


Page1: MCU 电源  
 Page2: MCU I/O  
 Page3: Jlink OB  
 Page4: USB HS  
 Page5: SDRAM  
 Page6: STORAGE MEMORY  
 Page7: 电源LDO/DCDC/MIPI/FLASH  
 Page8: BTB




## layout: SDRAM走线控阻抗50R:




瑞萨电子 [www.renesas.com](http://www.renesas.com)  
东莞野火电子技术有限公司

Title			
CPKNET-RA8T2核心板			
Size		Document Number	Rev
A4		SDRAM	V1.1
Date: Wednesday, January 07, 2026		Sheet 5 of 10	







# 历史版本

版本号	日期	设计	描述
V1.0	2025-08-28	LPC	初始版本
V1.1	2025-09-17	LPC	修正VCC_USB连接

瑞萨电子 [www.renesas.com](http://www.renesas.com)  
东莞野火电子技术有限公司

Title

CPKNET-RA8T2核心板

Size  
A4

Document Number  
历史版本

Rev  
V1.1

Date: Wednesday, January 07, 2026

Sheet 9 of 10

# CPKNET-RA8T2 核心板 原理图

## 目录

<b>Page 1</b>	MCU电源
<b>Page 2</b>	MCU I/O
<b>Page 3</b>	Jlink OB
<b>Page 4</b>	USB HS
<b>Page 5</b>	SDRAM
<b>Page 6</b>	STORAGE MEMORY
<b>Page 7</b>	电源LDO/DCDC
<b>Page 8</b>	BTB
<b>Page 9</b>	历史版本
<b>Page 10</b>	目录

瑞萨电子 [www.renesas.com](http://www.renesas.com)  
东莞野火电子技术有限公司

Title

CPKNET-RA8T2核心板


Size  
A4


Document Number  
目录

Rev  
V1.1

Date: Wednesday, January 07, 2026

Sheet 10 of 10





# CPKNET-RA8T2 Power Supply

