

D

LED201
GREEN
LED0603

[2.8] P110

R206

6.8K
R0201

V5


GND

接口信号




TP点请放到J202右边，中心距离J2的Pin6 5.08mm隔开
(防止误接)

晶振



Jlink OB

- Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB





二极管压降影响系统运行时
短接J301

layout: USB差分线控阻抗90R:
DBG_USB_DP/DBG_USB_DM

注意: R7FA4M2作为JlinkOB使用时, 只能使用12MHz晶振

Title			
CPKNET-RA8T2核心板			
Size	Document Number		Rev
A4	Jlink OB		V1.1
Date:	Saturday, September 12, 2026		Sheet 3 of 10

如果使用USB HS，主晶振只能选12/20/24/48MHz












Sheet 4 of 10

SDRAM

Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB

layout: SDRAM走线控阻抗50R:



瑞萨电子www.renesas.com
东莞野火电子技术有限公司

Title

CPKNET-RA8T2核心板

Size
A4

Document Number

SDRAM


Rev
V1.1

Date: Saturday, September 12, 2026

Sheet 5 of 10

SD卡

VCC2电源可选1.8V/3.3V
VDD电压固定3.3V，SD1CD电平是3.3V/0V




```


Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB

```

SD卡电平转换



MIPI接口



瑞萨电子 www.renesas.com
东莞野火电子科技有限公司

Title

CPKNET-RA8T2核心板

Size
A4

Document Number


STORAGE MEMORY

Rev	V1.1
-----	------


Date: Saturday, September 12, 2026

Sheet 6 of 10

1.8v电源




FLASH




Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB



电源保护



5v转3.3v



电源分割




瑞萨电子 www.renesas.com
东莞野火电子技术有限公司

Title		
CPKNET-RA8T2核心板		
Size	Document Number	Rev
A4	电源LDO/DCDC/MIPI/Flash	V1.1
Date:	Saturday, September 12, 2026	Sheet 7 of 10

A

A



瑞萨电子www.renesas.com 东莞野火电子技术有限公司			
Title CPKNET-RA82T2核心板			
Size A3	Document Number BTB		Rev V1.1
Date: Saturday, September 12, 2026		Sheet 8 of 10	

历史版本


版本号	日期	设计	描述
V1.0	2025-08-28	LPC	初始版本
V1.1	2025-09-17	LPC	修正VCC_USB连接


瑞萨电子www.renesas.com 东莞野火电子科技有限公司		
Title CPKNET-RA8T2核心板		
Size A4	Document Number 历史版本	Rev V1.1
Date: Saturday, September 12, 2026	Sheet 9 of 10	

CPKNET-RA8T2 核心板_原理图_V1.1

目录

Page 1	MCU电源
Page 2	MCU I/O
Page 3	Jlink OB
Page 4	USB HS
Page 5	SDRAM
Page 6	STORAGE MEMORY
Page 7	电源LDO/DCDC
Page 8	BTB
Page 9	历史版本
Page 10	目录





电源接入点

CPKNET-RA8T2 Board - Power Supply

