


D

The diagram shows a series circuit starting from a red pin labeled [2.8] P110. The signal path goes through a resistor R206, then a 6.8K resistor R0201, and finally through an LED labeled LED201 GREEN LED0603. The circuit is connected to ground.


接口信号



Pin connections for J201 and J202:

- J201:**
 - Pin 6: 6
 - Pin 5: 5
 - Pin 4: P400
 - Pin 3: P401
 - Pin 2: P402
 - Pin 1: PC15
- J202:**
 - Pin 6: 6
 - Pin 5: 5
 - Pin 4: P514
 - Pin 3: P715
 - Pin 2: P714
 - Pin 1: P515


晶振



瑞萨电子 www.renesas.com 东莞野火电子技术有限公司			
Title CPKNET-RA8T2核心板			
Size A3	Document Number MCU IO	Rev V1.1	
Date:	Saturday, September 12, 2026	Sheet 2	of 10

Jlink OB

- Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB



二极管压降影响系统运行时
短接J301

layout: USB差分线控阻抗90R:
DBG_USB_DP/DBG_USB_DM



注意: R7FA4M2作为JlinkOB使用时, 只能使用12MHz晶振

Title			
CPKNET-RA8T2核心板			
Size	Document Number	Rev	
A4	Jlink OB	V1.1	
Date:	Saturday, September 12, 2026	Sheet 3	of 10

如果使用USB HS，主晶振只能选12/20/24/48MHz



layout: USB差分线控阻抗90R:
USB DP/USB DM












Title			
CPKNET-RA8T2核心板			
Size A4	Document Number		Rev
	USB HS		V1.1
Date:	Saturday, September 12, 2026	Sheet 4	of 10

SDRAM

Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB

layout: SDRAM走线控阻抗50R:



瑞萨电子www.renesas.com
东莞野火电子技术有限公司

Title

CPKNET-RA8T2核心板

Size
A4

Document Number


SDRAM

Rev
V1.1


Date: Saturday, September 12, 2026

Sheet 5 of 10


SD卡



SD卡电平转换




MIPI接口




瑞萨电子 www.renesas.com
东莞野火电子技术有限公司

Title			
CPKNET-RA8T2核心板			
Size	Document Number	Rev	
A4	STORAGE MEMORY	V1.1	
Date:	Saturday, September 12, 2026	Sheet 6	of 10

1.8v电源




FLASH




Page1: MCU 电源
Page2: MCU I/O
Page3: Jlink OB
Page4: USB HS
Page5: SDRAM
Page6: STORAGE MEMORY
Page7: 电源LDO/DCDC/MIPI/FLASH
Page8: BTB



电源保护



5v转3.3v





电源分割



瑞萨电子 www.renesas.com
东莞野火电子技术有限公司

Title		
CPKNET-RA8T2核心板		
Size A4	Document Number 电源LDO/DCDC/MIPI/Flash	Rev V1.1
Date: Saturday, September 12, 2026	Sheet 7 of 10	



瑞萨电子www.renesas.com 东莞野火电子有限公司		
Title CPKNET-RA8T2核心板		
Size A3	Document Number BTB	Rev V1.1
Date: Saturday, September 12, 2026	Sheet 8	of 10

历史版本


版本号	日期	设计	描述
V1.0	2025-08-28	LPC	初始版本
V1.1	2025-09-17	LPC	修正VCC_USB连接


瑞萨电子www.renesas.com 东莞野火电子科技有限公司		
Title CPKNET-RA8T2核心板		
Size A4	Document Number 历史版本	Rev V1.1
Date: Saturday, September 12, 2026	Sheet 9 of 10	

CPKNET-RA8T2 核心板_原理图_V1.1

目录

Page 1	MCU电源
Page 2	MCU I/O
Page 3	Jlink OB
Page 4	USB HS
Page 5	SDRAM
Page 6	STORAGE MEMORY
Page 7	电源LDO/DCDC
Page 8	BTB
Page 9	历史版本
Page 10	目录





电源接入点

CPKNET-RA8T2 Board - Power Supply

