
Sami Batuhan Basmaz Ölmez 1801042653 Computer Organization HW4 Report

Instruction: 000000 00001 00010 00011 00000 100000

addn \$3, \$1, \$2

Rd = 3, Rs = 1, Rt = 2

Initial Decimal Values: R[3] = 0, R[1] = 13, R[2] = 4



After

Instruction: 000000 00001 00010 00011 00000 100000

addn \$3, \$1, \$2

Rd = 3, Rs = 1, Rt = 2

Expected Decimal Values: R[3] = 3, R[1] = 17, R[2] = 4

PASS!

Tull Cycle


I+	Msg	s									
√ /mips32_testbench/cpu/clk	StO			\blacksquare							
/mips32_testbench/cpu/pc	000000000000000000000000000000000000000	000000	100000000	00000	000	00000000	0000000	1000000000	0000000	000000000	0000000
/mips32_testbench/cpu/instruction	00000000100001010011000000100000	000000000	0100010	10000	0000100	000101	00000000	1101000	000000010	1001011	000000
/mips32_testbench/cpu/register_block/registers	000000000000000000000000000000000000000	000000000	0000000	10000	0000000	00000	100000000	0000000	1000000000	0000000	000000
→ 4 [31]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
± - [30]	000000000000000000000000000000000000000	000000000	000000000	00000	000010	100					
+ - ♦ [29]	000000000000000000000000000000000000000	000000000	000000000	00000	000010	100					
1 → [28]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
□ - [27]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
±-4 [26]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
₫-4 [25]	000000000000000000000000000000000000000	000000000	000000000	00000	0000010	000					
±- → [24]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
±- → [23]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
<u>□</u> -♦ [22]	000000000000000000000000000000000000000	000000000	000000000	0010:	0101010	10					
±- → [21]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
÷ [20]	000000000000000000000000000000000000000	000000000	000000010	1010	0101010	10					
	0000000000000001100110011001100	000000000	000000011	00110	011001	100					
±- → [18]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
⊕- → [17]	000000000000000001010101010101010	000000000	000000010	1010	0101010	10					
□ - → [16]	0000000000000001100110011001100		000000011								
	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					
	000000000000000000000000000000000000000	000000000	000000010	1010	0101010	10					
i - → [13]	0000000000000001100110011001100		000000011								
→ [12]	000000000000000000000000000000000000000	000000000	000000000	00000	0000000	000					000000
i ,-♦ [11]	000000000000000000000000000000000011		000000000								
ᡎ-	000000000000000000000000000000000011		000000000								000000
	000000000000000000000000000000000000000		000000000						000000000	000000000	0000000
	000000000000000000000000000000000000000		000000000								
□ - ◇ [7]	000000000000000000000000000000000000000		000000000						111111111		1111111
‡ - → [6]	000000000000000000000000000000000000000		000000000				00000000	000000000	0000000000	010	
‡ - → [5]	111111111111111111111111111111111111111		111111111								
₽ - ♦ [4]	111111111111111111111111111110100		111111111						1111111110	011	
± - → [3]	0000000000000000000000000000000000011						000000000	0011			
₱ - ♦ [2]	000000000000000000000000000000000000000		000000000								
<u>₽</u> -•	000000000000000000000000000000001						000000001	0001			
± - → [0]	000000000000000000000000000000000000000		000000000								
/mips32_testbench/cpu/memory_block/memory	00000000 00000000 00000000 00000000 0000	00000000	100000000	00000	00 0000				0000000	00000000	0000000
⊋. ⊕ Now	1.2 ns	ns	' [0.	5 ns	, , ,	0.	1ns	1 1 1 1	0.15 ns	1 1 1
/ € Cursor 1	0.048 ns		Υ		8 ns						
	1	ग	_								

Instruction: 000000 00100 00101 00110 00000 100000

addn \$6, \$4, \$5

Rd = 6, Rs = 4, Rt = 5

Initial Decimal Values: R[6] = 0, R[4] = -12, R[5] = -17




Instruction: 000000 00100 00101 00110 00000 100000

addn \$6, \$4, \$5

Rd = 6, Rs = 4, Rt = 5

Expected Decimal Values: R[6] = 2, R[4] = -29, R[5] = -17




Instruction: 000000 00111 01000 01001 00000 100010

subn \$9 \$7 \$8

Rd = 9, Rs = 7, Rt = 8

Initial Decimal Values: R[9] = 0, R[7] = 4, R[8] = 8




After

Instruction: 000000 00111 01000 01001 00000 100010

subn \$9 \$7 \$8

Rd = 9, Rs = 7, Rt = 8

Expected Decimal Values: R[9] = 2, R[7] = -4, R[8] = 8




Instruction: 000000 01010 01011 01100 00000 100010

subn \$12 \$10 \$11

Rd = 12, Rs = 10, Rt = 11

Initial Decimal Values: R[12] = 0, R[10] = 3, R[11] = 3




After

Instruction: 000000 01010 01011 01100 00000 100010

subn \$12 \$10 \$11

Rd = 12, Rs = 10, Rt = 11

Expected Decimal Values: R[12] = 1, R[10] = 0, R[11] = 3



Instruction: 000000 01101 01110 01111 00000 100110

xorn \$15 \$13 \$14


Rd = 15, Rs = 13, Rt = 14

Initial Binary Values:

R[15] = 32'b0,

R[13] = 000000000000001100110011001100,

R[14] = 0000000000000001010101010101010,



After

Instruction: 000000 01101 01110 01111 00000 100110


xorn \$15 \$13 \$14

Rd = 15, Rs = 13, Rt = 14

Expected Binary Values:

 $\mathsf{R[13]} = 0000000000000000110011001100110,$

PASS!



Instruction: 000000 10000 10001 10010 00000 100100

andn \$18 \$16 \$17


Rd = 18, Rs = 16, Rt = 17

Initial Binary Values:

R[18] = 32'b0,

R[16] = 0000000000000001100110011001100,

R[17] = 0000000000000001010101010101010,



After


Instruction: 000000 10000 10001 10010 00000 100100

andn \$18 \$16 \$17

Rd = 18, Rs = 16, Rt = 17

Expected Binary Values:

 $\mathsf{R[16]} = 000000000000000010001000100010001,$



Instruction: 000000 10011 10100 10101 00000 100101


orn \$21 \$19 \$20

Rd = 21, Rs = 19, Rt = 20

Initial Binary Values:

R[21] = 32'b0,

R[19] = 0000000000000001100110011001100,



After

Instruction: 000000 10011 10100 10101 00000 100101


orn \$21 \$19 \$20

Rd = 21, Rs = 19, Rt = 20

Expected Binary Values:

 $\mathsf{R[19]} = 00000000000000001110111011101110,$

 $\mathsf{R[20]} = 0000000000000000101010101010101010,$



Instruction: 001101 10110 10111 1011001111001100

ori \$23 \$22 1011001111001100


Rs = 22, Rt = 23

Initial Binary Values:

R[22] = 000000000000000000101010101010,

R[23] = 32'b0,

Immediate: 1011001111001100



After

Instruction: 001101 10110 10111 1011001111001100

ori \$23 \$22 1011001111001100


Rs = 22, Rt = 23

Expected Binary Values:

R[22] = 000000000000000000010101010101010

R[23] = 0000000000000001011101111101110,

Immediate: 1011001111001100



Instruction: 001111 00000 11000 011111111111111

lui \$24 0111111111111111


Rs = 0, Rt = 24

Initial Binary Values:

R[0] = 32'b0,

R[24] = 32'b0,

Immediate: 0111111111111111



After

Instruction: 001111 00000 11000 011111111111111


lui \$24 0111111111111111

Rs = 0, Rt = 24

Expected Binary Values:

R[0] = 32'b0,

Immediate: 0111111111111111



Instruction: 100011 11001 11010 00000000000000000


Iw \$26 0(\$25) Rs = 25, Rt = 26

Initial Decimal Values:

R[26] = 0,

R[25] =8,

Immediate: 0000000000000000



After


Instruction: 100011 11001 11010 00000000000000000

Iw \$26 0(\$25) Rs = 25, Rt = 26

Expected Binary Values:

R[26] = 00000001000000100000010000001

Immediate: 0000000000000000




Iw \$27 4(\$25) Rs = 25, Rt = 27


Initial Decimal Values:

R[27] = 0,

R[25] =8,

Immediate: 0000000000000100





.


Instruction: 100011 11001 11011 00000000000000100

Iw \$27 4(\$25) Rs = 25, Rt = 27

Expected Binary Values:

 $\mathsf{R[27]} = 00000000000000000000000000011110,$

Immediate: 0000000000000100



Instruction: 100011 11001 11100 1111111111111100


Iw \$28 -4(\$25) Rs = 25, Rt = 28

Initial Decimal Values:

R[28] = 0,

R[25] =8,

Immediate: 111111111111100




After

Instruction: 100011 11001 11100 1111111111111100

lw \$28 -4(\$25) Rs = 25, Rt = 28

Expected Binary Values:

Immediate: 1111111111111100



Instruction: 101011 11101 11001 00000000000000000

sw \$25 0(\$29) Rs = 29, Rt = 25


Initial Decimal Values:

M[20] = 0

R[29] = 20,

R[25] =8,

Immediate: 0000000000000000



After

Instruction: 101011 11101 11001 00000000000000000

sw \$25 0(\$29) Rs = 29, Rt = 25


Expected Decimal Values:

M[20] = 8,

R[29] = 20,

R[25] =8,

Immediate: 0000000000000000



Instruction: 101011 11101 11001 00000000000000100

sw \$25 4(\$29) Rs = 29, Rt = 25


Initial Decimal Values:

M[24] = 0

R[29] = 20,

R[25] =8,

Immediate: 0000000000000100



After

sw \$25 4(\$29) Rs = 29, Rt = 25


Expected Decimal Values:

M[24] = 8,

R[29] = 20,

R[25] =8,

Immediate: 000000000000100



Instruction: 101011 11101 11001 1111111111111100

sw \$25 -4(\$29) Rs = 29, Rt = 25


Initial Decimal Values:

M[16] = 0

R[29] = 20,

R[25] =8,

Immediate: 111111111111100



After

Instruction: 101011 11101 11001 1111111111111100

sw \$25 -4(\$29) Rs = 29, Rt = 25


Expected Decimal Values:

M[16] = 8,

R[29] = 20,

R[25] =8,

Immediate: 111111111111100




Instruction: 000011 0000000000000000000010101

Jal 0000000000000000000010101

Initial Binary Values:

R[31]=32'b0

PC=00000000000000000000000000111100



After


Instruction: 000011 0000000000000000000010101

Jal 00000000000000000000010101

Initial Binary Values:

Jump Addr: 000000000000000000000000001010100


PASS!



Instruction: 000000 11111 00000 00000 00000 001000

Jr \$31

Initial Binary Values:




After

Instruction: 000000 11111 00000 00000 00000 001000

Jr \$31

Expected Binary Values:




Instruction: 000100 11101 11110 0000000000000011

beq \$29 \$30 3

Initial Binary Values:

R[29]=8

R[30]=8



After


Instruction: 000100 11101 11110 000000000000011

beq \$29 \$30 3, Should branch to 3 instruction after PC+4 (+16 forward in binary)

Expected Binary Values:

R[29]=8

R[30]=8




Instruction: 000101 11101 00000 1111111111111100

bne \$29 \$0 -4

Initial Binary Values:

R[0]=0

R[29]=8



After


Instruction: 000101 11101 00000 1111111111111100

bne \$29 \$0 -4, Should branch to 4 instruction before PC+4 (-12 backward in binary)

Expected Binary Values:

R[0]=0

R[29]=8




Instruction: 000100 11101 00000 1111111111111110

beq \$29 \$0 -1

Initial Binary Values:

R[0]=0

R[29]=8



After


Instruction: 000100 11101 00000 11111111111111110

beq \$29 \$0 -1 (should fail)

Initial Binary Values:

R[0]=0


R[29]=8



Instruction: 000010 00000000000000000000010110

j 0000000000000000000000001011000

Initial




After

Instruction: 000010 00000000000000000000010110

j 0000000000000000000000001011000

Expected



DISCLAIMER: There are 21 instruction test here. There are not 28 but these are enough for all cases. For example there are 1 test case for logics(xor,and...) but their all edges are tested (0011, 0101). Some instructions even tested 3 times.

All In One

```
0000000001000100001100000100000//add $3 $1 $2
   0000000100001010011000000100000//add $6 $4 $5
   00000000111010000100100000100010//sub $9 $7 $8
4 00000001010010110110000000100010//sub $12 $10 $11
5 00000001101011100111100000100110//xor $15 $13 $14
   00000010000100011001000000100100//and $18 $16 $17
   00000010011101001010100000100101//or $21 $19 $20
8 00110110110101111011001111001100//ori $23 $22
   0011110000011000011111111111111111//lui $24
10 1000111100111010000000000000000000//lw $26 $25
11 100011110011101100000000000000000//lw $27 $25
   10001111001111001111111111111100//lw $28 $25
14 10101111101110010000000000000000//sw $25 $29
   101011111011100111111111111111100//sw $25 $29
16 0000110000000000000000000001011//jal jump to jr
17 000100111011111000000000000000011//beq go 3 after pc+4 $29 == $30
  00010011101000001111111111111110//beq fail $29 == $0
   0000100000000000000000000010110//j jump to end
   000101111101000001111111111111111100//bne go back 4 after pc + 4
   0000001111100000000000000000000/jr jump to beq $31
```

Winstruction mem

```
// memory data file (do not edit t
.
// instance=/mips32_testbench/cpu/
// format=bin addressradix=h datar
111111111111111111111111111110100//4==-12
                                     111111111111111111111111111111//5==-17
                                     0000000000000000000000000000000000011
00000000000000000000000000000000000//6
                                     1111111111111111111111111111100011
000000000000000000000000000000000000//9
                                     111111111111111111111111111111100
                                     000000000000000000000000000000011//10==3
00000000000000000000000000000000000//12
                                     0000000000000001100110011001100//13
                                     0000000000000001010101010101010//14
                                     0000000000000000011001100110
0000000000000000000000000000000000000//15
                                     0000000000000001010101010101010
0000000000000001100110011001100//16
                                     0000000000000000000000000000000000011
00000000000000001010101010101010//17
                                     0000000000000001000100010001000
000000000000000000000000000000000000//18
                                     0000000000000001010101010101010
0000000000000001100110011001100//19
                                     00000000000000001010101010101010//20
                                     00000000000000001110111011101110
                                     00000000000000010101010101010
000000000000000000000000000000000000//21
                                     000000000000000000000000000000000011
00000000000000000000101010101010//22
                                     0000000000000000000101010101010
00000000000000001011101111101110
000000000000000000000000000000000000//24
                                     0111111111111111000000000000000000
000000000000000000000000000000000000//26
                                     0000000100000001000000100000001
00000000000000000000000000000000000//27
                                     00000000000000000000000000011110
000000000000000000000000000000000000//28
                                     000000000000000000000000000001111
00000000000000000000000000000000000//31
```

registers.mem


registers—out-mem

4	00000000		
1	00000000	1	// memory data file
2	00000000	2	// instance=/mips32
3	00000000	3	// format=bin addre
4	00000000	4	00000000
5		5	00000000
6	00000000	6	00000000
7	00000000	7	00000000
8	00000000	8	00000000
9	00001111	9	00000000
10		10	00000000
11	00000001	11	00001111
12	00000001	12	00000001
13	00000001	13	00000001
14	00000001	14	00000001
15		15	00000001
16	00000000	16	00000000
17	00000000	17	00000000
18	00000000	18	00000000
19	00011110	19	00011110
20		20	00000000
21	00000000	21	00000000
22	00000000	22	00000000
23	00000000	23	00001000
24	00000000	24	00000000
25		25	00000000
26	00000000	26	00000000
27	00000000	27	00001000
28	00000000	28	00000000
29	00000000	29	00000000
30		30	00000000
31	00000000	31	00001000
32	00000000	32	00000000
33	00000000	33	00000000
34	00000000	34	00000000
35		35	00000000
36	00000000	36	00000000
37	00000000	37	00000000
38	00000000	38	00000000
39	00000000	39	00000000
40		40	00000000
41	00000000	41	00000000
42	00000000	42	00000000
43	00000000	43	00000000
44	00000000	44	00000000
45	00000000	45	00000000
46	00000000	46	00000000
47	00000000	47	00000000
48	00000000	48	00000000
49	00000000	49	00000000
		ГО	

data-mem

data-out. Mem


RTL View





PLAYGROUND

These are my things that I did while doing this homework.

DISCLAIMER: These may not represent the final form as I do changes on the fly and doesn't reflect them in these.







* Big Control											
		opcodes	00 0000	00 0010	00 0011	10 0011	10 1011	00 0100	00 0101	00 1101	00 1111
			R-Type	J	JAL	LW	SW	BEQ	BNE	ORI	LUI
			<c></c>								
	R-Type	RegDst/Rtype	1	0	0	0	0	0	0	0	0
	LW v SW v ORI	ALUSrc	0	0	0	1	1	0	0	1	0
	LW	MemToReg	0	0	0	1	0	0	0	0	0
	R-Type v LW v ORI v LUI	RegWrite	1	0	0	1	0	0	0	1	1
	R-Type v JAL	RegWrite2	1	0	1	0	0	0	0	0	0
	LW	MemRead	0	0	0	1	0	0	0	0	0
	SW	MemWrite	0	0	0	0	1	0	0	0	0
	J	J	0	1	0	0	0	0	0	0	0
	JAL	JAL	0	0	1	0	0	0	0	0	0
	BEQ	BEQ	0	0	0	0	0	1	0	0	0
	BNE	BNE	0	0	0	0	0	0	1	0	0
	ORI	ORi	0	0	0	0	0	0	0	1	0
	LUI	LUi	0	0	0	0	0	0	0	0	1
		ALUOp(Symbolic)	R-Type	X	X	Add	Add	Sub	Sub	0R	X
	R-Type v ORI	ALU0p_{1}	1	0	0	0	0	0	0	1	0
	R-Type v BEQ v BNE	ALUOp_{0}	1	0	0	0	0	1	1	0	0

* RType Controller

- Will create JR_{i} signal.
- Reforms RType because of JR being R type.

In			In	Out	l		Out	
Function	!		00 1000	<u> </u>	!	!		
RegDst/Rtype	RegWrite	RegWrite2	JR_{i}	RType	RegWrite	RegWrite2	JR_{o}	
<c></c>	<c></c>	<c></c>	<c></c>	<c></c>	<c></c>	<c></c>	<c></c>	
1	1	1	1	0	0	0	1	
1	1	1	0	1	1	1	0	
0	0	0	0	0	0	0	0	
0	0	1	0	0	0	1	0	
0	1	0	0	0	1	0	0	
0	1	1	0	0	1	1	0	

RType := RegDst/Rtype * !JR_{i}
JR_{o}:= RegDst/Rtype * JR_{i}
RegWrite := RegWrite * !JR_{i}
RegWrite2 := RegWrite2 * !JR_{i}

* PC Controller

- Will take J and JAL from Big Controller, JR from ALUOp Controller.

```
PCMux_{1} | PCMux_{0} |
     JAL
            JR
     <c>
            <c>
      0
0
             0
                     0
                               0
0
      0
             1
                     1
                               0
1
             0
                               1
      0
                     0
             0
```

PCMux_{1} := !J * !JAL * JR PCMux_{0} := J * !JAL * !JR + !J * JAL * !JR = !JR(J or JAL)

```
ALU Controller
   ALUOp_{1} | ALUOp_{0} | F5_{} | F4_{} | F3_{} | F2_{} | F1_{} | F0_{} | 0P2 | 0P1 | 0P0
                                                                                                                                            0
                                  0
                                               X
X
X
1
                                                            X
X
X
                                                                        X
X
X
                                                                                      X
X
X
                                                                                                  X
X
X
                                                                                                               X
X
X
0
                                                                                                                        1
0
                                   1
0
                                                                                                                                  1
0
1
1
0
                                                                                                                                            0
1
0
               1
1
                                                            0
                                                                         0
                                                                                      0
                                                                                                  0
                                                                                                                        0
1
0
                                                            0
                                                                         0
                                                                                      0
                                                                                                  1
1
                                                                                                               0
                                                            0
                                                                         0
                                                                                      1
                                                                                                               0
                                                                                                                        0
                                                            0
                                                                         0
                                                                                                                        0
                                                            0
                                                                         0
OP2 := !ALUOp1 * ALUOp0 + ALUOp1 * ALUOp0 * !F2 * F1 * !F0
OP1 := !ALUOp1 + ((!F2 * !F0) + (F1 * !F0))*ALUOp1*ALUOp0
OP0 := ALUOp1 * !ALUOp0 + ALUOP1*ALUOp0*F2*(*F1* xor F0)
Comparator Controller
                               o_{1} | o_{0} |
                       0
              0
    0
              1
0
                       0
1
   {1}
        := lt xor gt
o_{0} := eq xor gt
```

Testbenches

There are also many testbenches for other smaller parts of my design.

adder2x32 32

```
VSIM 39> step -current
# time = 0, a =1, b=0, ci=0,
                               alu code=000, ri=0, exp ri=0, cipl=0, exp cipl=0, tresult=1
# time = 20, a =1, b=1, ci=0,
                              alu_code=000, ri=1, exp_ri=1, cipl=1, exp_cipl=1, tresult=1
                              alu_code=001, ri=1, exp_ri=1, cipl=0, exp_cipl=0, tresult=1
# time = 40, a =1, b=0, ci=0,
# time = 60, a =1, b=1, ci=0, alu code=001, ri=1, exp ri=1, cipl=1, exp cipl=1, tresult=1
# time = 80, a =0, b=0, ci=0, alu code=001, ri=0, exp ri=0, cipl=0, exp cipl=0, tresult=1
# time = 100, a =0, b=0, ci=0, alu code=010, ri=0, exp ri=0, cipl=0, exp cipl=0, tresult=1
# time = 120, a =0, b=1, ci=0, alu code=010, ri=1, exp ri=1, cipl=0, exp cipl=0, tresult=1
# time = 140, a =1, b=1, ci=0, alu code=010, ri=0, exp ri=0, cipl=1, exp cipl=1, tresult=1
# time = 160, a =1, b=1, ci=1, alu_code=010, ri=1, exp_ri=1, cipl=1, exp_cipl=1, tresult=1
# time = 180, a =1, b=1, ci=1, alu_code=110, ri=0, exp_ri=0, cipl=1, exp_cipl=1, tresult=1
# time = 200, a =1, b=0, ci=1, alu_code=110, ri=1, exp_ri=1, cipl=1, exp_cipl=1, tresult=1
# time = 220, a =0, b=0, ci=1, alu code=110, ri=0, exp ri=0, cipl=1, exp cipl=1, tresult=1
# time = 240, a =1, b=1, ci=0, alu_code=011, ri=0, exp_ri=0, cipl=1, exp_cipl=1, tresult=1
# time = 260, a =1, b=0, ci=0, alu_code=011, ri=1, exp_ri=1, cip1=0, exp_cip1=0, tresult=1
# time = 280, a =0, b=1, ci=0, alu_code=011, ri=1, exp_ri=1, cip1=0, exp_cip1=0, tresult=1
# time = 300, a =0, b=0, ci=0, alu code=011, ri=0, exp ri=0, cipl=0, exp cipl=0, tresult=1
VSIM 40>
```

Alu32

```
VSIM 47> step -current

# time = 0, alu_op=002, fnctn=011001, alu_code=010, expected= 010, tresult=1

# time = 20, alu_op=002, fnctn=011111, alu_code=010, expected= 010, tresult=1

# time = 40, alu_op=012, fnctn=011111, alu_code=110, expected= 110, tresult=1

# time = 60, alu_op=102, fnctn=011111, alu_code=001, expected= 001, tresult=1

# time = 80, alu_op=102, fnctn=010101, alu_code=001, expected= 001, tresult=1

# time = 100, alu_op=112, fnctn=100000, alu_code=010, expected= 010, tresult=1

# time = 120, alu_op=112, fnctn=100110, alu_code=110, expected= 110, tresult=1

# time = 140, alu_op=112, fnctn=100110, alu_code=011, expected= 011, tresult=1

# time = 160, alu_op=112, fnctn=100101, alu_code=000, expected= 000, tresult=1

# time = 180, alu_op=112, fnctn=100101, alu_code=001, expected= 001, tresult=1
```

Alu_controller

```
VSIM 49> step -current

# time = 0, a =0, b=1, c=1, out=0, expected=0, tresult=1

# time = 20, a =1, b=1, c=1, out=1, expected=1, tresult=1

# time = 40, a =0, b=0, c=0, out=0, expected=0, tresult=1

VSIM 50>
```

And1x3_1

```
VSIM 51> step -current

# time = 0, a =0, b=1, c=1, d=1, out=0, expected=0, tresult=1

# time = 20, a =1, b=1, c=1, d=1, out=1, expected=1, tresult=1

# time = 40, a =0, b=0, c=0, d=0, out=0, expected=0, tresult=1

VSIM 52>
```

And1x4 1

```
VSIM 53> step -current

# time = 0, a =011111, out=0, expected=0, tresult=1
# time = 20, a =111111, out=1, expected=1, tresult=1

VSIM 54>
```

And6x1_1

```
VSIM 59> step -current

# time = 0, a =0, b=0, lti=0, gti=0, lt=0, eq=1, gt=0, tresult=1

# time = 20, a =1, b=0, lti=0, gti=0, lt=0, eq=0, gt=1, tresult=1

# time = 40, a =0, b=1, lti=0, gti=0, lt=1, eq=0, gt=0, tresult=1

# time = 60, a =1, b=1, lti=0, gti=0, lt=0, eq=1, gt=0, tresult=1

# time = 80, a =1, b=1, lti=0, gti=1, lt=0, eq=0, gt=1, tresult=1

# time = 100, a =1, b=1, lti=1, gti=0, lt=1, eq=0, gt=0, tresult=1

# time = 120, a =1, b=0, lti=1, gti=0, lt=1, eq=0, gt=0, tresult=1

VSIM 60>
```

Comparator1x2

Comparator32x2

```
VSIM 63> step -current

# time = 0, lt=1, eq=0, gt=0, out=10, expected=10, tresult=1

# time = 20, lt=0, eq=1, gt=0, out=01, expected=01, tresult=1

# time = 40, lt=0, eq=0, gt=1, out=11, expected=11, tresult=1

VSIM 64>
```

Comparator_controller

```
VSIM 65> step -current

# time = 0, a =011111, b=011111, out=1, expected=1, tresult=1

# time = 20, a =011111, b=001111, out=0, expected=0, tresult=1

VSIM 66>
```

Equal 6x2

```
VSIM 67> step -current

# time = 0, a =1, b=0, select=0, out=1, expected=1, tresult=1

# time = 20, a =0, b=1, select=1, out=1, expected=1, tresult=1

VSIM 68>
```

Mux2 1

```
VSIM 69> step -current

# time = 0, a =1, b=0, c=0, d=0, select=00, out=1, expected=1, tresult=1

# time = 20, a =0, b=1, c=0, d=0, select=01, out=1, expected=1, tresult=1

# time = 40, a =0, b=0, c=1, d=0, select=10, out=1, expected=1, tresult=1

# time = 60, a =0, b=0, c=0, d=1, select=11, out=1, expected=1, tresult=1

VSIM 70>
```

```
VSIM 71> step -current
# time = 0, out=0, expected=0, tresult=1
# time = 20, out=1, expected=1, tresult=1
VSIM 72>
```

Or1x32_1

```
VSIM 73> step -current

# time = 0, a =0, b=0, c=1, out=1, expected=1, tresult=1

# time = 20, a =0, b=0, c=0, out=0, expected=0, tresult=1

VSIM 74>
```

Or1x3 1

```
VSIM 75> step -current

# time = 0, a =0, b=0, c=1, d=0, out=1, expected=1, tresult=1

# time = 20, a =0, b=0, c=0, d=0, out=0, expected=0, tresult=1

VSIM 76>
```

Or1x4_1

```
VSIM 78> step -current
# time = 0, rtype_i=1, rtype=0, exp_rtype=0, fnctn=1000, jr=1, exp_jr=1, tresult=1
# time = 20, rtype_i=0, rtype=0, exp_rtype=0, fnctn=1000, jr=0, exp_jr=0, tresult=1
# time = 40, rtype_i=1, rtype=1, exp_rtype=1, fnctn=101000, jr=0, exp_jr=0, tresult=1
# time = 60, rtype_i=0, rtype=0, exp_rtype=0, fnctn=101000, jr=0, exp_jr=0, tresult=1
VSIM 79>
```

Rtype controller

```
VSIM 80> step -current

# time = 0, out=11010110100010001101011010001000, a=001101011010001000110101010100010

# time = 20, out=0001011010001000110101010001000, a=0000010110100010001101010100010

VSIM 81>
```

Shift left2 32

```
VSIM 82> step -current

# time = 0, out=0000000000000000001010101000010, a=0011010110100010

# time = 20, out=1111111111111111111010101010010, a=1011010110100010

VSIM 83>
```


Sign_extend16_32

Warnings Explained

A 20020 Faraffer compilation is not freehold and has been disabled

10858 Verilog HDL warning at instruction.v(13): object instruction data used but never assigned

Because initialized in mips32_testbench.v



This is expected as PC consists of bytes and we start from 0 and update by multiples of 4.

DISCLAIMER: PDF specifies that there will be no input to mips32 but there should be at least one because synthesizer errors about top level has no logic. Also there should be one output too, as it gives a warning for that too.

DISCLAIMER: I put x_out.mem files in quartus project to make them appear after modelsim testbench run in quartus to make instructor's life easier. They are initially all empty!!! Output files doesn't overwrite input files!

DISCLAIMER: 256KB and 16KB memory and instruction were taking too long time to synthesize. They are easily changeable. Follow the comment instructions at the relevant places. They are currently both 1KB.