Answer: (D)

Explanation: From circuit we see T1=XQ1’+X’Q1—-(1)

AND T2=(Q2+Q1)’—-(2)

AND DESIRED OUTPUT IS 00->10->11->01->00

SO X SHOULD BE Q1Q2’+Q1’Q2 SATISFYING 1 AND 2.

SO ANS IS (D) PART.