

(a) hit: write back 写到 cache. 脏数据写回内存

miss: write allocate 读到 cache. 再写

$$\text{total cycle} = \overset{\text{读到 cache}}{3 \times 100} + \overset{\text{读到 cache}}{3 \times 1} + 100 + 100 = 503$$

(b) cache line size = 16 bytes

$$\text{total cycle} = \frac{1}{4} \times 3 \times 100 + 3 \times 1 + \frac{1}{4} \times 100 + 100 = 203$$

(c) cache line size = 64 bytes

$$\text{total cycle} = \frac{1}{16} \times 3 \times 100 + 3 \times 1 + \frac{1}{16} \times 100 + 100 = 103 + \frac{400}{16} = 128$$

(d) direct-mapped. size: 2048 bytes miss rate 为 1

$$\text{average cycle} = 3 \times 100 + 3 \times 1 + 100 + 100 = 503$$