











TPS72325-Q1, TPS72301-Q1

SLVSAJ4C - SEPTEMBER 2010-REVISED OCTOBER 2017

TPS723xx-Q1

200-mA Low-Noise, High-PSRR, Negative-Output, Low-Dropout Linear Regulators

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Ultralow Noise: 60 μV_{RMS} Typical
- High PSRR: 65 dB Typical at 1kHz
- Low Dropout Voltage: 280 mV Typical at 200 mA, 2.5 V
- Available in -2.5 V and Adjustable (-1.2 V to -10 V) Versions
- Stable With a 2.2-µF Ceramic Output Capacitor
- Less Than 2-µA Typical Quiescent Current in Shutdown Mode
- 2% Overall Accuracy (Line, Load, Temperature)
- Thermal and Overcurrent Protection
- SOT23-5 (DBV) Package
- **Operating Junction Temperature Range:** -40°C to 125°C

Applications

- **Optical Drives**
- Optical Networking
- Noise-Sensitive Circuitry
- GaAs FET Gate Bias
- Video Amplifiers

3 Description

The TPS723xx-Q1 family of low-dropout (LDO) negative voltage regulators offers ideal combination of features to support low-noise applications. This device is capable of operating with input voltages from -10 V to -2.7 V. The TPS72325-Q1 regulator is stable with small, low-cost ceramic capacitors, and includes enable (EN) and noisereduction (NR) functions. Internal detection and shutdown logic provide thermal short-circuit and overcurrent protection. High PSRR (65 dB at 1 kHz) and low noise (60 μV_{RMS}) make the TPS723xx-Q1 ideal for low-noise applications.

The TPS723xx-Q1 uses a precision voltage reference to achieve 2% overall accuracy over load, line, and temperature variations. Available in a small SOT23-5 package, the TPS723xx-Q1 specification covers the full temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS723xx-Q1	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit






Table of Contents

1 2	Features		7.1 Overview
3	Description 1	8	7.3 Feature Description
5	Revision History	J	8.1 Related Links
6	Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3		8.3 Community Resources 11 8.4 Trademarks 11
	6.3 Power Dissipation Ratings		8.5 Electrostatic Discharge Caution
7	6.5 Typical Characteristics 5 Detailed Description 9	9	Mechanical, Packaging, and Orderable Information11

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (September 2012) to Revision C


Page

•	Added Device Information table, ESD Ratings table, Pin Configuration and Functions section, Feature Description section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Added AEC-Q100 Qualified With the Following Results bullets	1
•	Deleted Ordering Information table	3
	Changed HBM value from ±2000 kV to ±2000 V in ESD Ratings table	

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

	PIN				DESCRIPTION
NO.	NAME	I/O	DESCRIPTION		
1	GND	_	Ground		
2	IN	I	Input supply		
3	EN	I	Bipolar enable pin. Driving this pin above the positive enable threshold or below the negative enable threshold turns on the regulator. Driving this pin below the positive disable threshold and above the negative disable threshold puts the regulator into shutdown mode.		
4	NR	_	Fixed-voltage versions only. Connecting an external capacitor between this pin and ground bypasses noise generated by the internal band gap. This configuration allows output noise to be reduced to very low levels.		
5	OUT	0	Regulated output voltage. The device requires the connection of a small 2.2- μ F ceramic capacitor from this pin to GND to ensure stability.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT	
Input voltage range, V _{IN}	-11	0.3	V	
Noise reduction pin voltage range, V _{NR}	-11	5.5	V	
Enable voltage range, V _{EN}	-V _{IN}	5.5	V	
Output current, I _{OUT}	Internall	Internally limited		
Output short-circuit duration	Inde	Indefinite		
Continuous total power dissipation, P _D	oower dissipation, P _D See the <i>Power Dissipation Ratings</i> table			
Latch-up performance meets 100 mA per AEC-Q100 Class I	100		mA	
Junction temperature range, T _J	-55	150	°C	
Storage temperature, T _{stg}	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	
V _(ESD)	ŭ	Charged-device model (CDM), per AEC Q100-011	±500	V
		Machine model	±200	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Copyright © 2010–2017, Texas Instruments Incorporated

⁽²⁾ All voltage values are with respect to network ground terminal.



6.3 Power Dissipation Ratings

BOARD	PACKAGE	R ₀ JC	$R_{ heta JA}$	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low-K ⁽¹⁾	DBV	64°C/W	255°C/W	3.9 mW/°C	390 mW	215 mW	155 mW
High-K ⁽²⁾	DBV	64°C/W	180°C/W	5.6 mW/°C	560 mW	310 mW	225 mW

⁽¹⁾ The JEDEC low-K (1s) board design used to derive this data was a 3-inch x 3- inch (7,62-cm x 7,62-cm), two-layer board with 2-ounce (0.071-mm thick) copper traces on top of the board.

6.4 Electrical Characteristics

Over operating junction temperature range, $V_{IN} = V_{OUTnom} - 0.5V$, $I_{OUT} = 1mA$, $V_{EN} = 1.5V$, $C_{OUT} = 2.2\mu F$, and $C_{NR} = 0.01\mu F$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range ⁽¹⁾			-10		-2.7	V	
		Nominal	T _J = 25°C	-1%		1%		
V _{OUT}	Accuracy TPS723xx-Q1 versus V _{IN} / I _{OUT} / T		$-10V \le V_{IN} \le V_{OUT} - 0.5V$, $10 \ \mu A \le I_{OUT} \le 200 \ mA$	-2%	±1%	2%		
V _{OUT} % / V _{IN}	Line regulation -		$-10 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{OUT(nom)}} - 0.5 \text{ V}$		0.04		%/V	
V _{OUT} % / I _{OUT}	3		0 mA ≤ I _{OUT} ≤ 200 mA		0.002		%/mA	
V_{DO}	Dropout voltage at V _{OUT} = 0	0.96 × V _{OUTnom}	I _{OUT} = 200 mA		280	500	mV	
I _{CL}	Current limit		$V_{OUT} = 0.85 \times V_{OUT(nom)}$	300	550	800	mA	
	Cround his ourrest		$I_{OUT} = 0 \text{ mA } (I_{Q}),$ -10 V \leq V _{IN} \leq V _{OUT} - 0.5 V		130	200		
I _{GND}	Ground pin current		$I_{OUT} = 200 \text{ mA},$ -10 V \leq V _{IN} \leq V _{OUT} - 0.5 V		350	500	μΑ	
I _{SHDN}	Shutdown ground pin currer	nt	$-0.4 \text{ V} \le \text{V}_{EN} \le 0.4 \text{ V},$ $-10\text{V} \le \text{V}_{IN} \le \text{V}_{OUT} - 0.5 \text{ V}$		0.1	2	μΑ	
DCDD			I_{OUT} = 200 mA, 1 kHz, C_{IN} = C_{OUT} = 10 μ F		65		٩D	
PSRR	Power-supply rejection ratio		$I_{OUT} = 200 \text{ mA}, 10 \text{ kHz},$ $C_{IN} = C_{OUT} = 10 \mu\text{F}$		48		dB	
V _n	Output noise voltage		C_{OUT} = 10 μ F, 10 Hz to 100 kHz, I_{OUT} = 200 mA		60		μV_{RMS}	
t _{STR}	Startup time		V_{OUT} = -2.5 V, C_{OUT} = 1 μ F, R_L = 25 Ω		1		ms	
$V_{EN(HI)}$	Enable threshold positive			1.5			V	
$V_{EN(LO)}$	Enable threshold negative					-1.5	V	
V _{DIS(HI)}	Disable threshold positive					0.4	V	
$V_{DIS(LO)}$	Disable threshold negative			-0.4			V	
I _{EN}	Enable pin current		$-10 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{OUT}} - 0.5 \text{ V},$ $-10 \text{ V} \le \text{V}_{\text{EN}} \le \pm 3.5 \text{ V}$		0.1	2	μА	
т —	Thermal shutdown tempera	turo	Shutdown, temperature increasing		165		°C	
T _{SD}	memiai shuluown lempera	luie	Reset, temperature decreasing		145		C	
TJ	Operating junction temperat	ure		-40		125	°C	

⁽¹⁾ Maximum $V_{IN} = (V_{OUT} - V_{DO})$ or -2.7 V, whichever is more negative.

Submit Documentation Feedback


Copyright © 2010–2017, Texas Instruments Incorporated

⁽²⁾ The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch (7,62-cm x 7,62-cm), multilayer board with 1-ounce (0.035-mm thick) internal power and ground planes and 2-ounce (0.071-mm thick) copper traces on the top and bottom of the board.



6.5 Typical Characteristics


TPS723xx-Q1 at $V_{IN} = V_{OUTnom} - 0.5$ V, $I_{OUT} = 1$ mA, $V_{EN} = 1.5$ V, $C_{OUT} = 2.2$ μF , and $C_{NR} = 0.01$ μF , unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

 $\underline{\text{TPS723xx-Q1 at V}_{\text{IN}} = \text{V}_{\text{OUTnom}} - 0.5 \text{ V}, \text{I}_{\text{OUT}} = 1 \text{ mA}, \text{V}_{\text{EN}} = 1.5 \text{ V}, \text{C}_{\text{OUT}} = 2.2 \text{ }\mu\text{F}, \text{ and C}_{\text{NR}} = 0.01 \text{ }\mu\text{F}, \text{ unless otherwise noted.}}$







Figure 7. Ground Current vs Junction Temperature

Figure 8. Current Limit vs Junction Temperature







Figure 9. Standby Current vs Junction Temperature

Figure 10. Enable Pin Current vs Junction Temperature







Figure 11. Line and Load Regulation vs Junction Temperature


Figure 12. Line Transient Response

Submit Documentation Feedback



Typical Characteristics (continued)









Figure 13. Load Transient Response

Figure 14. Load Transient Response







Figure 15. Start-Up Response

Figure 16. Start-Up Response







Figure 17. Power Up and Power Down

Figure 18. Total Noise vs C_{NR} (10 Hz to 100 kHz)

ISTRUMENTS

Typical Characteristics (continued)






Figure 23. PSRR vs Frequency

10k

Frequency (Hz)

100k

1M

10M

0

-10 10

 $C_{NR} = 0.01 \mu F$

100




7 Detailed Description

7.1 Overview

The TPS723xx-Q1 is a low-dropout negative linear voltage regulator with a rated current of 200 mA. It features very low noise and high power-supply rejection ratio (PSRR), making it ideal for high-sensitivity analog and RF applications. A shutdown mode is available, reducing ground current to 2 μ A maximum over temperature and process. The TPS723xx-Q1 comes in a small SOT23 package, specified over a -40°C to 125°C junction-temperature range.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable

The enable pin is active above 1.5 V and below -1.5 V, allowing control by a standard TTL signal or by connection to V_I if not used. Driving the pin to GND turns off most internal circuitry, putting the TPS723xx-Q1 into shutdown mode, drawing 2- μ A maximum ground current.

7.3.2 Capacitor Selection for Stability

Use appropriate input and output capacitors for the intended application. The TPS723xx-Q1 only requires the use of a 2.2- μ F ceramic output capacitor for stable operation. Both the capacitor value and ESR affect stability, output noise, PSRR, and transient response. For typical applications, a 2.2- μ F ceramic output capacitor located close to the regulator is sufficient.

7.3.3 Output Noise

Without external bypassing, output noise of the TPS723xx-Q1 from 10 Hz to 100 kHz is 200 μ V_{RMS} typical. The dominant contributor to output noise is the internal band-gap reference. Adding an external 0.01- μ F capacitor to ground reduces the noise to 60 μ V_{RMS}. To achieve best noise performance, use appropriate low-ESR capacitors for bypassing noise at the NR and OUT pins. See Figure 18 in the *Typical Characteristics* section.

7.3.4 Power-Supply Rejection

The TPS723xx-Q1 offers a very high PSRR for applications with noisy input sources or highly sensitive output supply lines. For best PSRR, use high-quality input and output capacitors.

7.3.5 Current Limit

The TPS723xx-Q1 has internal circuitry that monitors and limits output current to protect the regulator from damage under all load conditions. When output current reaches the output-current limit (550 mA typical), protection circuitry turns on, reducing output voltage to ensure that current does not increase. See Figure 8 in the *Typical Characteristics* section.

Copyright © 2010–2017, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)

Do not drive the output more than 0.3 V above the input. Doing so biases the body diode in the pass FET, allowing current to flow from the output to the input. The device does not limit this current. If this condition is likely, take care to limit the reverse current externally.

7.3.6 Thermal Protection

As protection from damage due to excessive junction temperatures, the TPS723xx-Q1 has internal protection circuitry. When junction temperature reaches approximately 165°C, the output device turns off. After the device has cooled by about 20°C, the output device turns on, allowing normal operation. For reliable operation, design is for worst-case junction temperature of ≤ 125°C, taking into account worst-case ambient temperature and load conditions.

7.3.7 Adjustable Voltage Applications

The TPS72301-Q1 allows designers to specify any output voltage from -10 V to -1.2 V. As shown in the application circuit in Figure 24, use of an external resistor divider scales the output voltage (V_{OUT}) to the reference voltage. For best accuracy, use precision resistors for R1 and R2. Use the equations in Figure 24 to determine the values for the resistor divider.




Figure 24. TPS72301-Q1 Adjustable LDO Regulator Programming

Submit Documentation Feedback



8 Device and Documentation Support

8.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS72325-Q1	Click here	Click here	Click here	Click here	Click here	
TPS72301-Q1	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS72325-Q1 TPS72301-Q1



PACKAGE OPTION ADDENDUM

2-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS72301QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PPHQ	Samples
TPS72325QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PSBQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





2-Aug-2017

OTHER QUALIFIED VERSIONS OF TPS723-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72301QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72325QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72301QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS72325QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated