Synchronous Transmitter:

Table of contents:

Synchronous Transmitter Top	1-2
Card Reader	3-5
Transmitter Ctrl	6-11
Function File	12-13
Card Database ROM	14

```
-----title-----
   -- Project Name: Synchronous_Trans,itter
-- File Name: Sync_Transmitter.vhd
-- Author: Avishai Mostowicz & Reshef Finkelstein
-- Ver: 1
 3
 4
 5
    -- Created Date: 11/01/2018
 6
7
8
9
   library ieee;
10
   use ieee.std_logic_1164.all;
11  use work.My pack.all;
12
13
   entity Sync Transmitter is
14 port (
          ser data, Ser Clk, available
                                          : in std logic;
15
          To 7Seg ones, To_7Seg_tens, To_7Seg_hunds : out std_logic_vector(6 downto 0);
16
                                                   : out std logic vector(6 downto 0):=(
17
          To 7Seg off
   others=>'1');
18
                                                   : in std logic;
     Reset, Sys Clk
19
         SrartTr
                                                   : in std logic;
20
         SData
                                                   : out std logic;
21
         SClk
                                                   : Buffer std logic :='1';
         Not_found
22
                                                   : out std logic);
23
   end Sync Transmitter;
24
25
   architecture stractural of Sync Transmitter is
26 -----Component Declaration:----
27 component CardRd Ctrl
28 port (
          29
30
31
          To 7Seg ones, To 7Seg tens, To 7Seg hunds : out std logic vector (6 downto 0);
32
          To 7Seg off
                                                   : out std logic vector (6 downto 0);
33
         ready
                                                   : out std logic:='0';
34
         CardNum
                                                   : out std logic vector (11 downto 0)
35
         );
36 end component;
37
38
   component Tr_Ctrl
39 PORT (
40 Reset, Sys_Clk : in std_logic;
41 Ready, SrartTr : in std_logic;
42 CardNumber : in std_logic_vector (11 DOWNTO 0);
43 SData : out std_logic;
         SData
SClk
                            : Buffer std_logic :='1';
44
       Not_found : out std_logic
45
    );
46
47
   END component;
48
49
                             : std_logic_vector (11 downto 0);
    Signal S_CardNumber
50
                                   : std logic;
51
    signal S_Ready
52
53
    begin
54
55
56
     -----component instantiation:----
57
58
    U1: CardRd Ctrl
   port map(
59
                         => Reset,
60
            rst
61
                          => Sys_Clk,
            clk
            data => ser_data,
crClk => Ser_Clk,
available => available,
To_7Seg_ones => To_7Seg_ones,
62
63
64
65
```

```
To_7Seg_tens => To_7Seg_tens,
To_7Seg_hunds => To_7Seg_hunds,
ready => S_Ready,
CardNum => S_CardNumber
66
67
68
69
70
                           );
71
72
      U2: Tr_Ctrl
73 port map(
                        Reset => Reset,
Sys_Clk => Sys_Clk,
Ready => S_Ready,
SrartTr => SrartTr,
CardNumber => S_CardNumber,
SData => SData,
SClk => SClk,
Not_found => Not_found
74
75
76
77
78
79
80
81
82
                          );
83
84
      end stractural;
```

-----Title-----

```
-- Project Name: Synchronous Transmitter
 3
   --File Name: CardRd_Ctrl.vhd
   --Author: Avishai Mostowicz & Reshef Finkelstein
 4
 5
    --Ver:
    --Created Date: 06/01/2018
 6
7
8
9
    library ieee;
10
    use ieee.std_logic_1164.all;
11
    use ieee.numeric std.all;
12
    use work.My pack.all;
13
14
   entity CardRd Ctrl is
15
    port(
          rst, clk, data, crClk, available : in std_logic;
16
17
                                                  : buffer std logic;
          sub clk
          To_7Seg_ones, To_7Seg_tens, To_7Seg_hunds : out std_logic_vector(6 downto 0);
18
19
          To 7Seg off
                                             : out std logic vector (6 downto 0);
20
          ready
                                                 : out std logic:='0';
21
         CardNum
                                                  : out std logic vector (11 downto 0)
22
          );
23
   end CardRd Ctrl;
24
25
   architecture behave of CardRd Ctrl is
26
      type state type is (Idle, GetData, Error, SendData);
27
       signal cur state : state type;
       signal invData
                                    : std logic;
       29
       signal S ones, S tens, S hunds : integer range 0 to 15;
30
31
    begin
    To 7Seg off <= (others=>'1'); -- Setting the 4'th LED to Black so the 3 digit number
32
    will be more aesthetic
    -----Functions and procedures:-----
33
34
    Inv Data(data,crClk,invData);
35
    To 7Seg ones <= To 7Seg(S ones);
    To 7Seg tens <= To_7Seg(S_tens);
36
    To_7Seg_hunds <= To_7Seg(S_hunds);</pre>
37
38
39
    comb: process(available,crClk)
40
    variable bitCnt
                                         : integer range 0 to 48; -- wait untill the data
    from the Card reader start to arive
    variable TrashDatCnt
                                         : integer range 0 to 27; -- wait for the "trash"
41
    data from the card reader has finish
42
    variable index
                                         : integer range 0 to 5; -- index for the
    posotion of the inv data to be inserted to the temp buffer.
43
    variable Tmpdata
                                      : std_logic_vector (3 downto 0); -- temp buffer -
    has the digit of the card number (ones, tens, hunds). after it gets the each digit. it
    insert it to the data buffer (the card number)
44
    variable Parity
                                          : std_logic:='1'; -- check for parity and compare
    to the 4'th bit on each digit
45
    variable DataBuff Index
                                         : integer range 0 to 11; -- stores the temp
    cardnumber
46
    variable finish
                                         : boolean:=true; -- flag set when data has been
    recived from the card reader
47
    variable GotStartNibble, GotEndNibble : boolean:=false; -- flag set when start note or
    end node has been detected
48
    variable EndOfTrashData
                                         : boolean:=false;
49
    begin
50
       if (available = '1') then --when the card reader dosent operate. available (CLS) is '1'.
    in this setting we reset all the variables.
51
      cur state <= Idle;
52
         index:=0;
53
         bitCnt:=0;
54
         DataBuff Index:=0;
         Parity:='1';
55
```

```
ready <= '0';
 57
            finish:=false;
 58
            GotEndNibble:= false;
 59
           GotStartNibble:= false;
 60
           TrashDatCnt:=0;
 61
           EndOfTrashData:=false;
 62
            Tmpdata:= (others=>'0');
 63
        elsif(crClk'event and crClk='0') then -- get the data on each falling edge of the
      card reader clock
 64
           case cur state is
 65
      ______
 66
              when Idle =>
 67
               bitCnt:= bitCnt+1;
 68
                  ready <= '0';
 69
                  if (bitCnt>16 and finish=false) then
 70
                     if (index<4) then -- get the digit from the card reader
 71
                         Tmpdata(index):= invData;
 72
                        Parity:= Parity xor invData;
 73
                        index := index + 1;
 74
                     elsif(index=4 and Parity=invData) then
 75
                        if (Tmpdata="0010") then -- look for the start note. if it has been
      found. set flag to true and start reciving the cardnumber
 76
                           GotStartNibble :=true;
 77
                        end if:
 78
                        index := 0;
 79
                        Tmpdata:= (others=>'0');
 80
                        Parity:='1';
 81
                        if (GotStartNibble=true) then
 82
                           cur state <= GetData;</pre>
 83
                           bitCnt:=0;
 84
 85
                           cur state <= Idle; -- wait until the start note has arived.
 86
                        end if;
 87
                     end if;
 88
                  else
 89
                     cur state <= Idle;</pre>
 90
                  end if:
 91
 92
 93
               when GetData =>
 94
                  if (GotStartNibble=true and EndOfTrashData=false) then --wait untill the
      "trash" data has passed before starting to save the card number digits.
 95
                     TrashDatCnt:=TrashDatCnt+1;
 96
                  end if;
 97
                  if (TrashDatCnt=22) then
 98
                     EndOfTrashData:=true;
 99
                  end if;
100
                  if(Tmpdata="1111" and DataBuff Index > 8 and index = 4 and Parity=invData) then
      -- after got all the card number. wait for the end note and then send the card number
      data and set the LED to the card number.
101
                        GotEndNibble:=true;
102
                  end if;
                  if(index<4 and DataBuff Index<=12 and EndOfTrashData=true) then -- start</pre>
103
      getting the digits from the card reader
104
                     Tmpdata(index):= invData;
105
                     Parity:= Parity xor invData;
106
                     index := index + 1;
107
                  elsif(index=4 and Parity=invData and DataBuff Index<=8 and EndOfTrashData=
      true) then -- if you got the digit and the Parity bit is equal to the Parity bit from
      the card reader => Save the digit.
108
                     data_Buffer(11-DataBuff_Index downto 11-(DataBuff_Index+3)) <= Tmpdata;</pre>
109
                     DataBuff_Index := DataBuff_Index +4;
110
                     index:=0;
111
                     Tmpdata:= (others=>'0');
                     Parity:='1';
112
113
                     cur state <= GetData;</pre>
```

```
elsif(DataBuff Index>8 and GotEndNibble=true) then -- if you finished
      reading all the digit of the card number and you found the end note => start sending the
      card number data and light up the LED.
115
                     cur state <= SendData;</pre>
116
                  elsif(Parity /= invData and DataBuff Index <= 8 and EndOfTrashData = true) then</pre>
      -- if the Parity bit is not equal to the Parity bit from the card reader then you got an
      error => display an error mess on the LED and wait for a new card to be read.
117
                    cur state <= Error;
118
                  end if;
119
120
121
               when SendData => -- send the card number and light up the LED
122
                  S ones <= to integer (unsigned (data Buffer (3 downto 0)));
123
                  S tens <= to integer (unsigned (data Buffer (7 downto 4)));
124
                  S hunds <= to integer(unsigned(data Buffer(11 downto 8)));</pre>
125
                  CardNum <= data Buffer;</pre>
                  ready <= '1'; -- send a ready pulsh to the fifo with the card number
126
127
                  bitCnt:=0;
128
                  finish:=true;
129
                 cur state <= Idle;
130
131
              when Error => -- if you got an error. write on the LED screen an error mess:
132
      'Err' and reset the card number.
133
                  S ones <= 14; -- number code for 'r' char
134
                  S tens <= 14; --number code for 'r' char
135
                  S hunds <= 13; -- number code for 'E' char
                  CardNum <= (others=>'0');
137
                 bitCnt:=0;
138
                 finish:=true;
                 cur_state <= Idle;
139
140
141
142
               when others => null;
143
           end case;
       end if;
144
    end process;
145
146
147
    ClkCreator: process(clk,rst) -- create a clock for the signal tap and for the card
148
      reader. it is necessary to use this clock to be able to read the data from the card
      reader beacuse the system clock (27MHz) is too fast.
    variable cnt : integer range 0 to 1000;
149
150 begin
151
        if(rst='1') then
          cnt:=0;
152
153
           sub_clk <= '1';
      elsif(rising_edge(clk)) then
154
155
          cnt:=cnt+1;
156
           if(cnt=1000) then
157
              sub clk <= not sub clk;</pre>
158
               cnt := 0;
159
           end if;
      end if;
160
161 end process;
162 end behave;
```

```
-----title-----
   -- Project Name: Synchronous_Trans,itter
-- File Name: Tr_Ctrl.vhd
-- Author: Avishai Mostowicz & Reshef Finkelstein
 3
   -- Author:
 4
 5
                      1
    -- Created Date: 11/01/2018
7
8
9
   library ieee;
10
   use ieee.std_logic_1164.all;
11  use ieee.Numeric std.all;
12
   use work.My pack.all;
13
14
15
    entity Tr Ctrl is
16 port (
17
          Reset, Sys_Clk : in std_logic;
18
         Ready, SrartTr
CardNumber
                           : in std logic;
19
                           : in std logic vector (11 DOWNTO 0);
         SData
20
                           : out std logic;
                           : Buffer std logic :='1';
21
         SClk
         Not found : out std logic
22
     );
23
24
   end Tr Ctrl;
25
26
27
2.8
29
    architecture behave of Tr Ctrl is
30
31
   component ROM MEM
32
    PORT
33
          address : IN STD LOGIC VECTOR (6 DOWNTO 0);
34
         clock
35
                    : IN STD LOGIC := '1';
                    : OUT STD LOGIC VECTOR (11 DOWNTO 0)
36
     );
37
38
   end component;
39
40 type state type is (Idle, Recive_MemCheck, DataPack, Change, SendPack_CheckSum);
                      : state_type;
bbe : std_logic:=
41 signal cur state
                                   : std logic:= '0'; --strobe for StartTr
42
    signal SrartTr Strobe
    signal Statut_...
signal SClk_Strobe
                                    : std logic:= '0'; --strobe for StartTr
43
                                    : std logic vector (6 DOWNTO 0):=(others=>'0');
44
    --signal that connects to the memory address
   constant StartCondition : std_logic_vector (11 DOWNTO 0):=(others=>'0');
45
46 constant EndCondition
                                    : std_logic_vector (11 DOWNTO 0):=(others=>'1');
                                    : std_logic_vector (11 DOWNTO 0):=(others=>'0');
47
    signal q out
    --signal that connects to the memory out
48
                        : std_logic_vector (3*12-1 DOWNTO 0):=(others=>'0');
    Signal DataBuff
    --contain the 3 data packges (if N=2, in send mode send only 2 out 3)
49
    signal Data1
                                   : std_logic_vector (11 DOWNTO 0):=(others=>'0');
50
    signal Data2
                                    : std_logic_vector (11 DOWNTO 0):=(others=>'0');
                                    : std_logic_vector (11 DOWNTO 0):=(others=>'0');
51
   signal Data3
   signal Sample in, not sample in : std logic; -- for strobe
52
53
    signal Sample_in1, not_sample_in1 : std_logic; -- for strobe
                               : Boolean := True;
54
    signal SClk On
55
    signal CLK_counter
                                    : integer:=0;
56
57
58
    begin
    -----Functions Calls:-----
59
60
    Strobe(SrartTr,Reset,Sys Clk,Sample in,not sample in,SrartTr Strobe); -- For start
61
    Strobe(SClk, Reset, Sys_Clk, Sample_in1, not_sample_in1, SClk_Strobe); -- For SClk
62
```

```
-----component instantiation:-----
 63
 64
 65
      U1: ROM MEM
 66
    port map(
 67
                address => MemAdd,
 68
                clock => Sys Clk,
                q => q_out
 69
 70
                );
 71
 72
 73
      State Machine: process (Reset, Sys Clk, Ready, SrartTr Strobe, SClk Strobe)
 74
           variable CardNum : std logic vector (11 DOWNTO 0); -- variable that
      recives the card number
 75
           variable Counter : integer range 0 to 128; -- counts the memory
      words
 76
            variable N
                                     : integer;
             variable Found
 77
                                      : Boolean := False;
            variable Found : Boolean := False;
Variable Data_F : integer range 0 to 3;
variable Data_Finish : Boolean :=False;
variable ADD_F : integer range 0 to 128;
variable BIT_Send : integer range 0 to 100;
 78
 79
 80
 81
            variable START CON Send : integer range 0 to 12;
 82
            variable END CON Send : integer range 0 to 12;
 83
             variable Check_CON_Send : integer range 0 to 12;
 84
            variable CheckSum : integer range 0 to 100 :=0;
 85
            variable CheckSum VEC : std logic vector (11 DOWNTO 0);
 86
 87
 88
 89
         begin
 90
 91
 92
                if (Reset='1') then
 93
                   SData <= '1';
 94
                   Not found <= '0';
 95
 96
                   counter
                              :=0;
 97
                   CheckSum
                              :=0;
 98
                   CardNum :=(others=>'0');
 99
                   SClk On <= FALSE;</pre>
100
                   cur_state<=Idle;
101
                elsif Sys Clk'event and Sys Clk='1' then
102
103
                   case cur state is
104
105
                      when Idle =>
                         SData <='1';
106
107
                         Not found <= '0';
108
                         CheckSum :=0;
109
110
                         counter :=0;
111
                          Data_F :=0;
112
                          SClk On <= FALSE;</pre>
113
                          CardNum :=(others=>'0');
114
                                                         --recives Ready ='1' and moves to
115
                          if (Ready='1') then
      Recive MemCheck;
116
                             cur state <=Recive MemCheck;</pre>
117
                          else
118
                             cur state<=Idle;</pre>
119
                          end if;
120
121
122
                      when Recive MemCheck =>
123
                          CardNum := CardNumber;
124
                          if (Counter>128) then
                                                          --Max Num of words in memory
125
                             Not found <='1';
                                                          --Turn on not found led
```

```
cur state<=Idle;</pre>
127
                         elsif(Counter<=128) then</pre>
                            128
129
                            ADD F := ADD F + 1;
130
                            if (CardNum = q out and ADD F rem 2 = 0) then
                                                                                     --rem2=0 for
      delay, enter only when equal
131
                               Not found <= '0';
132
                               Found:=True;
133
                               MemAdd <= STD LOGIC VECTOR (to unsigned (counter+1,7)); --N, Num
      of data packges
134
                               cur state <= Change;
135
                            elsif (CardNum /= q out and ADD F rem 2=0) then
136
                               counter := counter+1;
137
                               cur state <=Recive MemCheck;</pre>
138
                            end if;
                         end if;
139
140
141
142
                      when Change =>
                         if(Found = TRUE) then
143
                                                               --To save N to variable
144
                            N := to_integer(unsigned(q_out));
145
                            Found := False;
146
                            cur state <=DataPack;</pre>
147
                         end if;
148
149
                         if (Data F = 0) then
                                                                       --ping pong from DataPack
      to change address
150
                            MemAdd <= STD LOGIC VECTOR (to unsigned (counter+2,7));</pre>
151
                         elsif(Data F = 1) then
                            MemAdd <= STD LOGIC VECTOR (to unsigned (counter+3,7));</pre>
152
153
                         elsif (Data F = 2) then
                            MemAdd <= STD LOGIC VECTOR (to unsigned (counter+4,7));</pre>
154
155
                         else
156
                           Data F :=0;
157
                         end if;
158
                         cur state <=DataPack;</pre>
159
160
161
162
163
164
165
                     when DataPack =>
166
167
                         if (N/=2 \text{ and } N/=3) then
                                                                --Fill data from memory
168
                            cur state<=Idle;</pre>
169
                            elsif(Data Finish = False) then
170
                               cur state<=Change;</pre>
171
                                if (Data F = 0) then
172
                                  Data1 <= q_out;</pre>
173
                                   Data F:=Data F+1;
174
                                elsif (Data_F =1) then
175
                                  Data2 <= q out;</pre>
176
                                  Data F:=Data F+1;
177
                                elsif (Data_F = 2) then
                                  Data3 <= q_out;</pre>
178
179
                                  Data F:=Data F+1;
180
                                elsif (Data F = 3) then
181
                                   Data F := 0;
182
                                   Data Finish := True;
183
                                  if (N=3) then
184
                                     DataBuff <= Data1&Data2&Data3; --Normal send, 3 packages</pre>
      of data
185
                                     DataBuff <= Data3&Data1&Data2; --2 packeges of data, flip</pre>
186
      Beacuse MSB first
```

```
188
                              end if;
189
                          end if:
190
191
                          if(SrartTr Strobe = '1') then
192
                             Data Finish := False;
193
                              START CON Send:=12;
                             END CON Send:=12;
194
195
                             BIT Send:=N*12;
196
                             Check CON Send:=12;
197
                              cur state<=SendPack CheckSum;</pre>
198
                          elsif (Data F = 3) then
199
                             cur state<=DataPack;</pre>
200
                          end if;
201
202
203
                       when SendPack CheckSum =>
204
                          if (Ready='1') then
205
                             counter := 0;
206
                             cur state <=Recive MemCheck;</pre>
207
                          end if;
208
209
                          SClk On <= TRUE;</pre>
210
                          if(SCLk Strobe='1') then
211
                              if (START CON Send>0) then
                                                                                   --Send Start
      Condition
212
                                 SData <= StartCondition (START CON Send-1);</pre>
                                 START CON Send:=START CON Send-1;
213
214
                              end if;
215
216
                              if (BIT Send>0 and START CON Send=0) then
                                                                                 -- Send Data Pack
                                 SData <= DataBuff(BIT Send-1);</pre>
217
218
219
                                 if (DataBuff (BIT Send-1)='1') then
                                                                                   -- Calculate
      checkSum
220
                                    CheckSum :=CheckSum +1;
221
                                 end if;
222
223
                                 BIT Send:=BIT_Send-1;
224
                              end if;
225
                              if (END CON Send>0 and BIT Send=0) then
                                                                                  --Send End Condition
226
227
                                 SData <= ENDCondition (END CON Send-1);</pre>
228
                                 END CON Send:=END CON Send-1;
229
                              end if;
230
231
                              if (START CON Send=0 and BIT Send=0 and END CON Send=0) then
      --Send CheckSum
232
                                 CheckSum VEC := STD LOGIC VECTOR (to unsigned (CheckSum, 12));
233
                                 SData <= CheckSum_VEC (Check_CON_Send-1);</pre>
                                 Check CON_Send:=Check_CON_Send-1;
234
235
236
237
                              if (START CON Send=0 and BIT Send=0 and END CON Send=0 and
      Check CON Send=0) then
238
                                cur state<=IDLE;</pre>
239
240
                                 cur_state<=SendPack_CheckSum;</pre>
241
242
243
                          cur_state<=SendPack_CheckSum;</pre>
244
                       end if;
245
246
247
                       when others => null;
248
```

```
249
                end case;
250 end if
251 end process;
              end if;
252
253
254
                                         -- ~100MHz Freaquency
255
      SClk_PRC: process(Sys_Clk,SClk_On)
256 begin
      if(SClk On = FALSE) then
257
258
           SClk <= '1';
259
          CLK counter <=0;
259 CLK_counter <=0;
260 elsif(Sys_Clk'event and Sys_Clk='0' and SClk_On = TRUE) then
              CLK counter <= CLK counter +1;
261
262
              if (CLK counter = 7) then
                 SClk <= NOT SClk;
263
                CLK_counter <=0;
264
265
              end if;
266 end if;
267 end process;
268
269
270 end behave;
271
272
273
```

```
-----title-----
    -- Project Name: Synchronous_Trans,itter
-- File Name: My_pack.vhd
 3
    -- Author:
 4
                    Avishai Mostowicz & Reshef Finkelstein
5
    -- Ver:
                     1
    -- Created Date: 11/01/2018
7
8
9
    ----- My pack.vhd program -----
10
    LIBRARY IEEE;
11
    USE ieee.std logic 1164.ALL;
12
    use ieee.Numeric std.all;
13
14
    PACKAGE My pack IS
          type stdlogic to char t is array(std logic) of character;
1.5
            constant to char : stdlogic to char t := (
16
                  'U' => 'U',
17
                  'X' => 'X',
18
                  '0' => '0',
19
                  '1' => '1',
20
21
                  'Z' => 'Z',
                  'W' => 'W',
22
                  'L' => 'L',
23
                  'H' => 'H',
24
25
                  '-' => '-');
26
27
      FUNCTION To String (data: std logic vector) return string;
2.8
    ______
       PROCEDURE generate clock ( SIGNAL run: IN std logic; SIGNAL clk: OUT std logic;
29
30
                             SIGNAL T_period, T_pulse, T_phase: IN time);
31
32
       PROCEDURE Strobe (SrartTr: IN std logic; Reset: IN std logic;
33
                       SIGNAL Sys Clk: IN std logic;
34
                       SIGNAL Sample in, not sample in : inout std logic;
                       SIGNAL SrartTr Strobe: OUT std logic);
35
36
37
      FUNCTION To_7Seg ( data:integer range 0 to 14) RETURN std_logic_vector;
38
    _____
      procedure Inv_Data (data_in : in std_logic;
39
            signal cr_clk : in std_logic;
signal data_out : out std_logic
40
41
42
                   );
43
44
    END My pack;
45
    ______
    -----
46
    PACKAGE BODY My_pack IS
    ----- To 7Seg function -----
47
    FUNCTION To 7Seg ( data:integer range 0 to 14) RETURN std logic vector IS
48
49
    VARIABLE temp:std logic vector (6 downto 0):=(others=>'1');
50
   BEGIN
51
    CASE data IS
52
         WHEN 0 => temp :="1000000"; -- 40h
         WHEN 1 => temp :="1111001"; -- 79h
53
         WHEN 2 => temp :="0100100"; -- 24h
54
55
              3 => temp :="0110000";
                                     -- 30h
         WHEN
56
              4 => temp :="0011001";
                                     -- 19h
         WHEN
57
        WHEN 5 => temp :="0010010";
                                     -- 12h
       WHEN 6 => temp :="0000010"; -- 02h
WHEN 7 => temp :="1111000"; -- 78h
WHEN 8 => temp :="0000000"; -- 00h
WHEN 9 => temp :="0010000"; -- 10h
58
59
60
61
         WHEN 13 => temp :="0000110"; -- 'E' char
62
```

```
WHEN 14 => temp :="0101111"; -- 'r' char
 63
 64
           WHEN OTHERS => NULL;
 65
        END CASE;
 66
       RETURN (temp);
 67
    END To 7Seg;
 68
 69
 70
     ----- Inv Data Procedure
 71
    procedure Inv Data (data in : in std logic;
             signal cr_clk : in std_logic;
signal data_out : out std_logic) is
 72
 73
 74
 75
        if (cr clk'event and cr clk='0') then
 76
          data out <= not data in;</pre>
 77
        end if;
 78
     end Inv Data;
 79
 80
 81
     ----- Strobe Procedure ------
 82
     PROCEDURE Strobe (SrartTr: IN std logic; Reset: IN std logic;
 83
              SIGNAL Sys Clk: IN std logic;
              SIGNAL Sample in, not sample in : inout std logic;
 84
              SIGNAL SrartTr Strobe: OUT std logic ) IS
 85
 86
 87
    BEGIN
 88
      if Reset='1' then
 89
          SrartTr Strobe <='0';</pre>
        elsif rising edge (Sys Clk) then
 91
           Sample in <= NOT SrartTr;</pre>
 92
           not sample in <= not Sample in;</pre>
 93
           SrartTr Strobe <= not sample in and Sample in;</pre>
 94
        end if;
 9.5
    END Strobe;
 96
 97
 98
     ----- To string Function Body: Convert a std logic vector to a string -----
 99
100
        FUNCTION to string ( data:std logic vector) RETURN string IS
101
           VARIABLE tmp : std_logic_vector(1 to data'length) :=(others=>'0');
           VARIABLE result : string(tmp'range);
102
103
        BEGIN
104
          tmp:=data;
           FOR i IN tmp'range LOOP
105
106
                 result(i) := to char(tmp(i));
107
           END LOOP;
108
           RETURN result;
109
       END to string;
110
111
112
     -----generate_clock procedure-----
        PROCEDURE generate_clock (SIGNAL run: IN std_logic; SIGNAL clk: OUT std_logic;
113
                                 SIGNAL T period, T pulse, T phase: IN time) IS
114
115
           BEGIN
116
           WAIT UNTIL run='1';
           WAIT FOR T_phase;
117
118
                   WHILE run='1' LOOP
             Clk<='1','0' AFTER T_pulse;</pre>
119
             WAIT FOR T period;
120
121
                  END LOOP;
122
           WAIT;
123
           END generate_clock;
124
125
     END My pack;
126
127
```

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	000	000	000	254	002	456	235	262	
8	003	654	543	321	258	002	321	123	
16	000	000	000	000	000	000	000	000	
24	000	000	000	000	000	000	000	000	
32	000	000	000	000	000	000	000	000	
40	000	000	000	000	000	000	000	000	
48	000	000	000	000	000	000	000	000	
56	000	000	000	000	000	000	000	000	
64	000	000	000	000	000	000	000	000	
72	000	000	000	000	000	000	000	000	
80	000	000	000	000	000	000	000	000	
88	000	000	000	000	000	000	000	000	
96	000	000	000	000	000	000	000	000	
104	000	000	000	000	000	000	000	000	
112	000	000	000	000	000	000	000	000	
120	000	000	000	000	000	000	000	000	