

Aim of the lab: Analyse & Evaluate Different Arithmetic operations and logical operations on two 32 bit data using ARM Processor.

OBJECTIVE - ①: Perform Addition and Subtraction of 2 32 bit numbers using data processing addressing mode (with immediate data)

① PSEUDOCODE:

$\Rightarrow R_x \leftarrow 0x40$  // Load 1st Number  
 $R_1 \leftarrow 0x50$  // Load 2nd Number  
 $R_2 \leftarrow R_0 + 0x50$  // Add immediate  $0x50$  to  $R_0$ , store in  $R_2$   
 $R_3 \leftarrow R_0 - 0x50$  // Subtract immediate  $0x50$  from  $R_0$   
                          // Store it in  $R_3$   
 $R_4 \leftarrow R_0 * R_1$  // Multiply  $R_0$  and  $R_1$ , store in  $R_4$ .

② ASSEMBLY CODE:

.global \_Start ; Declaring the Starting Point

\_Start:

    mov R0, #0x40

;  $R_0 \leftarrow 0x40$

; Loading immediate value  $0x40$  in Register  $R_0$  (1st Number)

Mov R1, #0x50

; R1  $\leftarrow$  0x50

; Load immediate value 0x50 in to Register R1 (second No.)

ADDS R2, R0, #0x50

; R2  $\leftarrow$  R0 + 0x50

; Add immediate value to 0x50 to R0, store result in R2

; ADDS also sets condition flags (for carry, overflow zero, negative)

SUBS R3, R0, #0x50

; R3  $\leftarrow$  R0 - 0x50

; Subtract immediate 0x50 from R0, store result in R3

; SUBS also sets condition flags as well

MUL R4, R0, R1

; R4  $\leftarrow$  R0  $\times$  R1

; Multiply the values of R0 and R1, store the result in R4.

my\_exit :  $\beta$  my\_exit

; infinite loop to stop program.

### ③ INPUT / OUTPUT ANALYSIS:

- (1)  $\text{MOV R}_0, \#0x40$   
 Loads  $R_0 = 0x00000040$
- (2)  $\text{MOV R}_1, \#0x50$   
 Loads  $R_1 = 0x00000050$
- (3)  $\text{ADDS R}_2, R_0, \#0x50$  .... **OUTPUTS**  
 ADDS  $0x40 + 0x50$  and stores in  $R_2 = 0x00000090$
- (4)  $\text{SUBS R}_3, R_0, \#0x50$  .... **OUTPUTS**  
 SUBS  $0x40 - 0x50$  and store in  $R_3 = 0xFFFFFFF0$
- (5)  $\text{MUL R}_4, R_0, R_1$  .... **OUTPUTS**  
 multiplies  $0x40 \times 0x50$  and stores in  
 $R_4 = 0x00001400$

### ④ OBSERVATION TABLE:

#### Input:

S.No	Memory Location	Data
①	$R_0$	$0x00000040$
②	$R_1$	$0x00000050$

#### Output:

S.No	Memory Location	Data
①	$R_2$	$0x00000090$
②	$R_3$	$0xFFFFFFF0$
③	$R_4$	$0x00001400$

OBJECTIVE-Q : Perform Addition, Subtraction, Multiplication of two 32 bit numbers using Load / Store addressing mode.

① PSEUDOCODE:

$R_0 \leftarrow$  base address  $0x10100000$   
 $R_1 \leftarrow$  value at  $[R_0]$ , then  $R_0 + = 4$   
 $R_2 \leftarrow$  value at  $[R_0]$ , then  $R_0 + = 4$   
 $R_3 \leftarrow R_1 + R_2$ , then store at  $[R_0]$ ,  $R_0 + = 4$   
 $R_4 \leftarrow R_1 - R_2$ , then store at  $[R_0]$ ,  $R_0 + = 4$   
 $R_5 \leftarrow R_1 \times R_2$ , then store at  $[R_0]$

② ASSEMBLY CODE:

global Start  
-start:  
LDR  $R_0, = 0x10100000$ ;  $R_0 \leftarrow 0x10100000$  (load base memory address)  
LDR  $R_1, [R_0], \#4$ ;  $R_1 \leftarrow [R_0]$ , then  $R_0 + = 4$  (1st operand)  
LDR  $R_2, [R_0], \#4$ ;  $R_2 \leftarrow [R_0]$ , then  $R_0 + = 4$  (2nd operand)  
ADDS  $R_3, R_1, R_2$ ;  $R_3 \leftarrow R_1 + R_2$  (32 bit addition)  
STR  $R_3, [R_0], \#4$ ; store  $R_3$  at  $[R_0]$ , then  $R_0 + = 4$   
SUBS  $R_4, R_1, R_2$ ;  $R_4 \leftarrow R_1 - R_2$  (32-bit subtraction)  
STR  $R_4, [R_0], \#4$ ; store  $R_4$  at  $[R_0]$ , then  $R_0 + = 4$   
MUL  $R_5, R_1, R_2$ ;  $R_5 \leftarrow R_1 * R_2$  (32 bit multiplication)  
STR  $R_5, [R_0]$ ; store  $R_5$  at current  $[R_0]$  (offset - None)  
my\_ext: b my\_ext ; infinite loop to end execution

### ③ INPUT / OUTPUT ANALYSIS :

Input:

(1) mov R0, #0x60

loads 0x60 in R0 :  $R0 = 0x00000060$

(2) mov R1, #0x50

loads 0x50 in R1 :  $R1 = 0x00000050$

Output:

(3) ADDS R2, R0, #0x50

$0x60 + 0x50 = 0xB0$  ;  $R2 = 0x000000B0$

(4) SUBS R3, R0, #0x50

$0x60 - 0x50 = 0x10$  ;  $R3 = 0x00000010$

(5) MUL R4, R0, R1

$0x60 * 0x50 = 0x1E00$  at R4 :  $R4 = 0x00001E00$

### ④ OBSERVATION TABLE:

Input:

S.No	Memory location	Operand (Data)
(1)	R0	0x00000060
(2)	R1	0x00000050

Output S.No	Memory location	Operand (Data)
(1)	R2	0x000000B0
(2)	R3	0x00000010
(3)	R4	0x00001E00

OBJECTIVE - ③: Perform the logical operations (AND, OR, XOR & NOT) on two 32 bit no. using load/store addressing mode.

① PSEUDO CODE:

- ⇒ Load Base address into R0
- Load 1st 32 bit data from memory in R1
- Load 2nd 32 bit data from memory in R2
- Perform logical AND :  $R_3 = R_1 \text{ AND } R_2$
- Store result (R3) back to memory.
- Perform logical OR:  $R_4 = R_1 \text{ OR } R_2$
- Store Result :  $R_4$ .
- Perform logical XOR:  $R_5 = R_1 \text{ XOR } R_2$
- Store Result  $R_5$ .
- Perform bitwise NOT on  $R_1 \Rightarrow R_6 = \text{Not } R_1$
- Store Result  $R_6$ .

② ASSEMBLY CODE:

.global \_start

\_start :

LDR R0, = 0x10100000 // Load Base memory address :  $R_0 = 0x10100000$

LDR R1, [R0], #4 // Load 1st operand from memory :  
 $R_1 \leftarrow \text{Mem}[R_0], R_0 + 4$

LDR R2, [R0], #4 // Load 2nd operand from memory :  
 $R_2 \leftarrow \text{Mem}[R_0], R_0 + 4$

AND R3, R1, R2 // Logical AND  $\rightarrow R_3 \leftarrow R_1 \& R_2$

STR R3, [R0] #4 // Store result  $\rightarrow [R_0] \leftarrow R_3$

ORR R4, R1, R2 // Logical OR  $\rightarrow$  R4  $\leftarrow$  R1 | R2

STR R4, [R0], #4 // Store result of OR  $\rightarrow$  [R0]  $\leftarrow$  R4, R0 += 4

EOR R5, R1, R2 // Logical XOR  $\rightarrow$  R5  $\leftarrow$  R1 ^ R2

STR R5, [R0], #4 // Store result of XOR  $\rightarrow$  [R0]  $\leftarrow$  R5, R0 += 4

MVN R6, R1 // Logical NOT  $\rightarrow$  R6  $\leftarrow$  ~R1 (bitwise NOT)

STR R6, [R0] // Store result of NOT  $\rightarrow$  [R0]  $\leftarrow$  R6

my\_ext : b my\_ext // Stop execution.

### ③ INPUT / OUTPUT ANALYSIS:

Input:

(1) R1 = 0x00000080

(2) R2 = 0x00000070

Outputs:

(3) R3  $\leftarrow$  R1 AND R2

So, 0x80 AND 0x70

and we get the results as 0x00000000

So,  
 $R3 = 0x00000000$

$[R0] \leftarrow R3$  then  $R0 += 4$

(4) R4  $\leftarrow$  R1 OR R2

So, 0x80 OR 0x70

and we get the results as 0x000000f0

So,  
 $R4 = 0x000000f0$

So,  $[R0] \leftarrow R4$  then  $R0 += 4$

(5)  $R5 \leftarrow R1 \text{ XOR } R2$

So,  $0x080 \text{ XOR } 0x70$

gives  $R5 = 0x000000f0$

So,  $[R0] \leftarrow R5$  then  $R0 += 4$

(6)  $R6 \leftarrow \text{NOT } R1$

So,  $\text{NOT } (0x80)$  gives  $R6 = 0xFFFFFFF8$

So,  $[R0] \leftarrow R6$

#### ④ OBSERVATION TABLE :

##### Input:

S.No	Memory Location	Operands	
		Data	Address
(1)	0x10100000	0x80	
(2)	0x10100004	0x70	

##### Output:

S.No	Memory Location	Operands (Data)
(1)	0x10100008	0x00000000
(2)	0x1010000C	0x000000f0
(3)	0x10100010	0x000000f0
(4)	0x10100014	0x00000000 0xFFFFFFF8

#### ④ CONCLUSION :

→ The above 3 tasks demonstrates key ARM assembly techniques for arithmetic & logical operations using both immediate and load/store addressing modes. Immediate mode offers faster execution for fixed values, ideal for quick calculations whereas load/store mode enables operations on data stored in memory which is essential for handling dynamic real world data in embedded systems. These operations form the foundations for system level programming and efficient designs.

#### ⑤ POST LAB:

(Q1) Give any 8 examples of arithmetic and logical instructions.

##### Ans) Arithmetic Instructions:

- (i) ADD : Add
- (ii) ADC : Add with carry
- (iii) SUB : Subtract
- (iv) SBC : Subtract with Carry
- (v) RSB : Reverse Subtract

##### Logical Instructions:

- (i) AND = Logical AND
- (ii) EOR = Exclusive OR
- (iii) ORR = Logical OR
- (iv) BIC = Bitwise Clear

(Q2) Differentiate b/w LDR and STR instructions.

Soln) The LDR instructions are used to load data from a memory address, into a register ; ie it reads from memory whereas STR instructions is used to store data from a register into a memory address ie it writes to memory.

(Q3) Which of the following instructions is not valid :

- (a) mov R7.R2
- (b) LDR R1, = LABEL

Soln) The instruction that is not valid is mov R7.R2.

Here's, there's a syntax error, the separator b/w registers should be Comma not a dot.

Correct Syntax:

mov R7, R2 {move contents from R2 to R7}