


# retroSoC Mini Series Gen1/Gen2

Product Brief (rev.2 – 2025.12.02)

**A Lightweight RV32I/EMC MCU Framework with 16MiB NOR Flash Ext. Ctrl., 128KiB OCM, 1xSPFS, 1xPS2, 2xUART, 3xTIMER, 1xRNG, 4xPWM, 1xARCHINFO, 1xRTC, 1xWDG, 1xCRC, 2xI2C, 2xQSPI, 1xSPISD, 1xI2S, 1xONEWIRE 1xPSRAM, 1xDMA, 1xRCU, 1xSYSCTRL, 24xGPIO (8+16), 1xGDS MERGE DESIGN**

## Feature

- Core – PicoRV32
  - **196MHz** maximum frequency
  - 2-pipeline RV32I/E[MAC], 16xIRQ
  - Hardware multiplication and division
- Memories
  - **16MiB** extern flash memory
  - **0~128KiB** On-Chip-RAM (OCM)
  - **32MiB (8MiBx4)** PSRAM Controller
- Bus – Async. **No-burst** Protocol
  - Native Memory Interface (**NMI**)
  - AXI4-Lite master, APB3 slave
  - NMI, AXI4L, APB3 Interconnect
- Reset Clock Unit (**RCU**)
  - **4~50MHz** Active Crystal Oscillator
  - PLL for core clock (**24~192MHz**)
  - PLL or Bypass mode
- SPISD (SDHC, 4~32GB)
  - **1GiB** Memory-mapped access
  - 1-line SPI compatible with **SD v2.0**
  - 512B cache, **50MHz** maximum freq.
- I2S (HQ, Hi-Res audio)
  - **48KHz, 16-bit, Stereo** input/output
  - Half-duplex, I2S Phillips only
- QSPI
- Half-duplex, SPI/QSPI/QPI mode
- 32x32b TX/RX dual FIFO Integrated
- Other Communication Interfaces
  - 2xUARTs (FIFO/**No FIFO**)
  - 3xTIMER, 1xRTC, 1xWDG, 4xPWM
  - 1xRNG, 1xARCHINFO, 1xSYSCTRL
  - 2xQSPI, 1xONEWIRE, 1xCRC
  - 30xGPIO, 2xI2C, 1xPS2, 1xDMA
- **GDS Merge Template**
  - **0~32** master designs (Core)
  - **0~256** slave designs (IP, digital module)
  - **16xGPIO**, max 5000 cells per design
- Development
  - **Open source** and full synthesizable
  - Static synchronous design
  - **ICS55**, S110, IHP130 PDK support
  - RV32I/E[MAC] C Running Time (**CRT**)
- Tools & Flows
  - VCS, Verilator (TBD), iVerilog (TBD)
  - Yosys, iEDA, Pristine (TBD)
  - **QFN128** (12.3x12.3mm) Package
- Application
  - **Wearables**, IoT services, E-readers
  - Education, ASIC Prototype



## Overview

**retroSoC** is a fully open-source and customizable ASIC framework for “*retro-style*” applications. It is both straightforward to use and highly compatible with EDA toolchains — specifically targeting open-source EDA (**iEDA**, **OpenROAD**, etc).

Additionally, retroSoC can also serve as a flexible, reconfigurable **SoC template** for end customers or students who want to integrate their own

design into a shared fabrication wafer (**shuttle**).

The **retroSoC Mini Series** is a family of highly integrated, lightweight MCU designed for Internet of Things (**IoT**) scenarios. **retroSoC Mini Gen2** adopts the PicoRV32 core and integrates DMA, SPISD, I2S and QSPI multimedia IPs. It can be used for a wide variety of applications as wearables, education or ASIC prototype verification.

## Product Series




Figure 01. retroSoC product series

## Roadmap




Figure 02. retroSoC product roadmap

## Revision History

Date	Version	Release Notes
2025-09-28	v0.1	Create document
2025-12-02	v0.2	Initial draft
2026-01-xx	v0.x	Initial release

## Contents

<b>Features</b>	xx
<b>Overview</b>	xx
<b>Product Series</b>	xx
<b>Roadmap</b>	xx
<b>Revision History</b>	xx
<b>1. Introduction</b>	xx
1.1 SoC Architecture	xx
1.2 Management Processor	xx
1.2.1 PicoRV32	xx
1.3 Interconnect	xx
1.3.1 Native Memory Interface ( <b>NMI</b> )	xx
1.3.2 Interconnect Matrix	xx
1.3.3 Address Mapping	xx
1.4 Clock and Reset	xx
1.4.1 Architecture	xx
1.4.2 Reset and Logic	xx
1.5 Interrupt System	xx
1.6 Packaging	xx
1.6.1 Pin Mapping	xx
1.6.2 Package Dimensions	xx
1.6.3 Graded Reflow Soldering	xx
1.6.4 Ordering Information	xx
<b>2. Peripherals</b>	xx
2.1 Memory Interface	xx
2.1.1 Non-Volatile Memory ( <b>NVM</b> )	xx
2.1.1.1 SPI NOR Flash Controller ( <b>SPFS</b> )	xx
2.1.1.2 SPI SD Card Controller ( <b>SPISD</b> )	xx
2.1.2 Volatile Memory ( <b>VM</b> )	xx
2.1.2.1 On Chip Memory ( <b>OCM</b> )	xx
2.1.2.2 PSRAM Controller ( <b>PSRAM</b> )	xx
2.2 General-Purpose Input Output ( <b>GPIO</b> )	xx
2.2.1 System IO ( <b>GPIO0</b> )	xx
2.2.2 User Custom IO	xx
2.2 Direct Memory Access ( <b>DMA</b> )	xx
2.2.1 Architecture	xx
2.2.2 Hardware Trigger Channels	xx
2.3 Timers	xx
2.3.1 General-Purpose Timer ( <b>TIM0, TIM1</b> )	xx
2.3.2 Advanced Timer ( <b>TIM2</b> )	xx
2.3.3 Real Time Clock ( <b>RTC</b> )	xx
2.3.4 Watchdog ( <b>WDG</b> )	xx
2.3.5 Pulse Width Modulation ( <b>PWM</b> )	xx
<b>2.4 IO Interface</b>	xx
2.4.1 Universal Async. Receiver/Transmitter ( <b>UART</b> )	xx
2.4.1.1 Simple No-FIFO Version ( <b>UART0</b> )	xx
2.4.1.2 Advanced FIFO Version ( <b>UART1</b> )	xx
2.4.2 Inter-Integrated Circuit ( <b>I2C</b> )	xx
2.4.2.1 Simplified Function Version ( <b>I2C0</b> )	xx
2.4.2.2 Advanced Function Version ( <b>I2C1</b> )	xx
2.4.3 Inter-Integrated Circuit ( <b>QSPI</b> )	xx
2.4.2.1 Advanced Function Version ( <b>QSPI0</b> )	xx
2.4.2.2 General-purpose Version ( <b>QSPI1</b> )	xx
2.4.4 Inter-Integrated Circuit Sound ( <b>I2S</b> )	xx
2.4.5 One Wire Serial Bus ( <b>ONEWIRE</b> )	xx
2.4.6 Personal System/2 ( <b>PS2</b> )	xx
2.4.7 Architecture Information ( <b>ARCHINFO</b> )	xx
2.4.8 System Controller ( <b>SYCTRL</b> )	xx
2.4.9 Reset Clock Unit ( <b>RCU</b> )	xx
<b>2.5 Encryption</b>	xx
2.5.1 Cyclic Redundancy Check ( <b>CRC</b> )	xx
2.5.2 Random Number Generator ( <b>RNG</b> )	xx
<b>2.6 Summary</b>	xx
<b>3. Software</b>	xx
3.1 Boot Sequence	xx
3.2 TinySDK and TinyShell	xx
3.3 Application	xx
<b>4. SoC Template</b>	xx
4.1 Architecture	xx
4.2 User Guide	xx
<b>5. Implementation</b>	xx
5.1 SoC Integration	xx
5.2 RTL Simulation	xx
5.4 FPGA Verification	xx
5.2 Physical Design	xx
5.3 PCB Hardware	xx
<b>6. Resource</b>	xx