RaspberryPi Side

Pin Name	Bus Size	CPLD Pin Direction	Pi Pins	Function
DATA	7:0	Bidir	GPIO25,GPIO24,GPIO23,GPIO22, GPIO11,GPIO10,GPIO9,GPIO8	Data bus
WRRQ_B		input	GPIO21	Active low write
				request
RDRQ_B		Input	GPIO26	Active low read
				request
ACK_B		Output	GPIO20	Active low
				acknowledge
DATA_AVAIL		Output	GPIO17	(Read) FIFO Data
				available flag
FIFO_FULL		Output	GPIO18	(Write) FIFO Full flag

CPC IO Registers

The Z80Tube card reserves 16 IO addresses between &FC10 and &FC1F inclusive.

Registers &FC10 - &FC17 are used for the Acorn Second Processor application and mapped to the Acorn Tube FIFO registers.

Registers &FC18 and &FC19 are used for the FIFO application described here and for selection of the operating mode.

Registers &FC1A - &FC1F are reserved for other applications

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function
&FC18	Data	FIFO Full	Х	Х	Enable	Mode[2]	Mode[1]	Mode[0]	Status/Flag
	Available				CPLD				Register
&FC19	Data[7]	Data[6]	Data[5]	Data[4]	Data[3]	Data[2]	Data[1]	Data[0]	Data
									Register

On power up the CPLD is disabled. The host must write to the Enable CPLD and Mode bits to enable the correct mode:

- Enable CPLD=1 enables CPLD operation, otherwise all Rpi side pins are tristate
- <Mode[2:0]>=<001> selects FIFO operation
- <Mode[2:0]>=<000> selects Z806502/Acorn Second Processor/PiTubeDirect operation
- Other combinations of mode bits may be used for other applications.

Data available goes high when incoming data from the client is available to the host

FIFO Full goes high when the outgoing data buffer from host to client is full.

CPC Interactions

CPC Enable GPIOs and set FIFO Mode in CPLD (default is GPIOs disabled)

OUT &FC18, &09

CPC Enable GPIOs and set FIFO Mode in Acorn Second Processor Mode

OUT &FC18, &08

CPC FIFO Read

'Wait for Data Available Flag to go high WHILE (INP(&FC18) AND &80)=0 : WEND DATA = INP(&FC19)

CPC FIFO Write

' Wait for data full flag to go low WHILE (INP(&FC18) AND &40)<>0: WEND OUT &FC19, DATA

Pi FIFO Read Procedure

```
# Wait until DataAvailable goes High
while IN(DataAvailable) != 1:
pass
# Make Read Request (active low)
OUT(PIRDRQ_B,0)
# Wait until ACK_B goes low
while IN(PIACK_B) ==1:
    pass
# Read back the data
Data=IN(PIDATA)
# Deassert the Read Request
OUT(PIRDRQ_B,1)
CPC4MHz
                    <IDLE><IDLE><IDLE><REQ0><REQ1><ACKK><ACKK><IDLE><IDLE>
State Machine
(PI) Data Available
PiRDRQ B
PiACK_B
                                                    Valid
PiData
CPC DataFull
```

^{*} CPLD drives databus during REQ1 and ACK

Pi FIFO Write Procedure

```
# Wait until DataFull goes Low
while IN(DataAvailable) == 1:
pass
# Enable PIDATA tristates and put Data on the bus
DIR(PIDATA, OUTPUT)
OUT(PIDATA, <data>)
# Make Write Request (active low)
OUT(PIWRRQ_B,0)
# Wait until ACK_B goes low
while IN(PIACK_B) ==1:
   pass
# Disable the databus
DIR(PIDATA, INPUT)
# Deassert the Read Request
OUT(PIRDRQ_B,1)
PI Data FULL
                   <IDLE><IDLE><IDLE><REQ0><REQ1><ACKK><ACKK><IDLE><IDLE>
State Machine
PiWRRQ_B
PiACK B
PiData
                                    Valid XXX-----
CPC Data Avail
```

^{*} CPLD reads databus and writes to FIFO in REQ1, PI can desassert data bus after acknowledge active edge