

*MicroBlaze*

# **ΘΈΜΑ ΠΤΥΧΙΑΚΉΣ ΕΡΓΑΣΊΑΣ :**

Αξιολόγηση της ασφάλειας υλικού ενός MicroBlaze επεξεργαστή για επιθέσεις από σφάλματα.

## **ΑΡΙΘΜΌΣ ΜΗΤΡΏΟΥ :**

2026202100134

## **ΟΝΟΜΑΤΕΠΏΝΥΜΟ :**

ΑΝΑΣΤΑΣΙΟΣ ΠΟΥΤΑΧΊΔΗΣ

## **ΠΑΝΕΠΙΣΤΉΜΙΟ :**

Πελοποννήσου.

## **ΤΜΉΜΑ :**

Ψηφιακών Συστημάτων.

## **ΠΑΡΟΥΣΊΑΣΗ :**

Πτυχιακής Εργασίας 20΄.

## **ΕΡΓΑΛΕΊΑ ΥΛΟΠΟΊΗΣΗΣ :**

Vitis(SW DEVELOPER)2023.2

***Click : Create Project > .***



**Vivado**  
ML Edition

## Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

## Tasks


[Manage IP >](#)

[Open Hardware Manager >](#)

[Vivado Store >](#)

# ***Project Name : arraysum***

## ***Xilinx Board Part : xc7a200tfbg676-2***



# Create Block Design : Add MicroBlaze and Run Block Automation.

The screenshot displays the Vivado 2023.2 IDE interface for a project named 'arraysum'. The main workspace is titled 'BLOCK DESIGN - design\_1 \*'. On the left, the 'Flow Navigator' pane shows the project structure with 'PROJECT MANAGER' (Settings, Add Sources, Language Templates, IP Catalog) and 'IP INTEGRATOR' (Create Block Design, Open Block Design, Generate Block Design). The 'Sources' pane shows 'design\_1' containing 'microblaze\_0 (MicroBlaze:11.0)'. The 'Properties' pane is empty, prompting to 'Select an object to see properties'. The 'Diagram' pane shows a block diagram with a 'microblaze\_0' block. The block has inputs for INTERRUPT, DEBUG, CLK, and Reset, and outputs for DLMB and ILMB. The block is labeled 'MicroBlaze' with the Xilinx logo. The 'Tcl Console' pane at the bottom shows the following commands and output:

```
Tcl Console x Messages Log Reports Design Runs
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.355 ; gain = 0.000
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote : <C:\Users\znkr\Desktop\arraysum\arraysum.srcs\sources_1\bd\design_1\design_1.bd>
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
```

The bottom of the console shows a prompt 'Type a Tcl command here'.

# ***Set : Local Memory 128KB and Click OK.***

## ***(Improves Performance).***

Run Block Automation

Automatically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right.

Search, Filter, Sort

✓ All Automation (1 out of 1 selected)

✓ microblaze\_0

### Description

MicroBlaze connection automation generates local memory of selected size, and caches can be configured. MicroBlaze Debug Module, Peripheral AXI Interconnect, Interrupt Controller, a clock source, Processor System Reset are added and connected as needed. A preset MicroBlaze configuration can also be selected.

Information about the options can be found in the tooltips.

### Options

Preset	None
Local Memory	128KB
Local Memory ECC	None
Cache Configuration	None
Debug Module	Debug Only
Peripheral AXI Port	Enabled
<input type="checkbox"/> Interrupt Controller	
Clock Connection	New Clocking Wizard

?

OK Cancel

# Click : Run Connection Automation.

arraysum - [C:/Users/znkr/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

BLOCK DESIGN - design\_1\*

Sources Design Signals

- design\_1
  - Interface Connections
  - Nets
  - clk\_wiz\_1 (Clocking Wizard:6.0)
  - mdm\_1 (MicroBlaze Debug Module (MDM):3.2)
  - microblaze\_0 (MicroBlaze:11.0)

Block Properties

clk\_wiz\_1

Name: clk\_wiz\_1

General Properties IP

Diagram Address Editor

Designer Assistance available. Run Connection Automation

microblaze\_0

MicroBlaze

microblaze\_0\_local\_memory

mdm\_1

MicroBlaze Debug Module (MDM)

clk\_wiz\_1

Clocking Wizard

rst\_clk\_wiz\_1\_100M


Processor System Reset

Tcl Console

```
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug On}
INFO: [Device 21-403] Loading part xc7a200tffg676-2
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.121 ; gain = 446.688
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_0'
apply_bd_automation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1907.121 ; gain = 488.766
regenerate_bd_layout
```

Type a Tcl command here

# Select : All(3 out of 3 selected) and Click OK.





# Add BRAM and Run Connection Automation.

(BRAM : boosts system performance by minimizing the delay in data access).

arraysum - [C:/Users/znkr/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

BLOCK DESIGN - design\_1 \*

Sources Design Signals

design\_1

- External Interfaces
- Interface Connections
- Ports
- Nets

Block Properties

clk\_wiz\_1

Name: clk\_wiz\_1

General Properties IP

Diagram Address Editor


Designer Assistance available. [Run Connection Automation](#)

Tcl Console

```
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G
endgroup
```

Type a Tcl command here

# Select : All(3 out of 3 selected) and Click OK.



# Add UART and Set : Baud Rate 115200.

\*Baud Rate:  
Symbols/Second

(My testbench is written for this baud rate).

(UART : MicroBlaze can send and receive serial data with external devices).

Re-customize IP

**AXI Uartlite (2.0)**

Documentation IP Location

☐ Show disabled ports

☐ S\_AXI  
s\_axi\_aclk  
s\_axi\_aresetn

UART interrupt

Component Name axi\_uartlite\_0

AXI CLK Frequency 100 [10-300]MHz

Baud Rate 115200

Data Bits 8 [5 - 8]

**Parity**

☒ No Parity ☐ Odd ☐ Even

OK Cancel

# Click : Run Connection Automation.

arraysum - [C:/Users/znkr/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

BLOCK DESIGN - design\_1 \*

Sources Design Signals

design\_1

- External Interfaces
- Interface Connections
- Ports
- Nets

Block Properties

axi\_uartlite\_0

Name: axi\_uartlite\_0

General Properties IP

Diagram Address Editor

Designer Assistance available. [Run Connection Automation](#)


Diagram showing the connection of axi\_uartlite\_0 to microblaze\_0 via mdm\_1 (MicroBlaze Debug Module (MDM)).

Tcl Console

```
apply_bd_automation -rule xilinx.com:bd_rule:bram_ctrl -config {BRAM "Auto" } [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master (/clk_wiz_1/clk_out1 (100 MHz)) Clk_slave {Auto} Clk_xbar {Auto} Master (/microblaze_0 (Periph)) Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/microblaze_0/Data' at <0xC000_0000 [ 8K ]>.
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {2 392 81} [get_bd_cells axi_uartlite_0]
set_property CONFIG.C_BAUDRATE {115200} [get_bd_cells axi_uartlite_0]
```


Type a Tcl command here

# Select : All(3 out of 3 selected) and Click OK.



# ***Click : Validate Design (F6).***

## ***(Given : The Form Of The Block Design).***



Validate and display errors and critical warnings in this design

***Click : OK. If The Validation Is Successful.***  
***(This window will open).***



Validate Design



Validation successful. There are no errors or critical warnings in this design.

OK

# ***Click : Generate Output Products...***

***(For synthesizing the design and implementing it to test the system).***

arraysum - [C:/Users/znkr/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

BLOCK DESIGN - design\_1 \*

Sources x Design Signals

- Design Sources (1)
- Constraints
- Simulation Sources (1)
  - sim\_1 (1)
- Utility Sources

Source File Properties

Diagram x Address Editor x

Default View

Source Node Properties... Ctrl+E

Open File Alt+O

Open With

Create HDL Wrapper...

View Instantiation Template

**Generate Output Products...**

Reset Output Products...

Replace File...

Copy File Into Project

Copy All Files Into Project Alt+I

Remove File from Project... Delete

Enable File Alt+Equals

Disable File Alt+Minus

Hierarchy Update

Refresh Hierarchy

IP Hierarchy

Set as Top

Add Module to Block Design

Set File Type...

Set Used In...

Copy Constraints Set...

Edit Constraints Sets...

Edit Simulation Sets...

Associate ELF Files...

Hierarchy IP Sources Libraries

Tcl Console Messages Log

Diagram

MicroBlaze

MicroBlaze Debug Module (MDM)

Processor System Reset

AXI SmartConnect

microblaze\_0

microblaze\_0\_local\_r

axi\_smc

clk\_wiz\_1

rst\_clk\_wiz\_1\_100M

mdm\_1

mb\_debug\_0

Debug.SYS\_Rst

INTERRUPT +

DEBUG +

CLK +

Reset

slowest\_sync\_clk

ext\_reset\_in

aux\_reset\_in

mb\_debug\_sys\_rst

dcm\_locked

mb\_reboot

bus\_struct\_reset(0:0)

peripheral\_reset(0:0)

interconnect\_aresetn(0:0)

peripheral\_aresetn(0:0)

clk\_in1\_0

reset

clk\_out1

locked

mb\_axi\_dp

DLMB +

ILMB +

M\_AXI\_DP +

DLMB +

ILMB +

LMB\_Clk +

SYS\_Rst +

500\_Axi


ack

aresetn




***Click : OK. If the synthesis and implementation  
are successful.***

***(This window will open).***




***Click : Create HDL Wrapper...***  
***(Manages the design within the FPGA).***



***Click : OK.***

***(Let Vivado manage wrapper and auto-update).***



# HDL Wrapper Generated.

(With name : design\_1\_wrapper.vhd).

arraysum - [C:/Users/znkr/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

BLOCK DESIGN - design\_1

Sources Design Signals

- Design Sources (1)
- Constraints
- Simulation Sources (1)
  - sim\_1 (1)
    - design\_1\_wrapper(STRUCTURE) (design\_1\_wrapper.vhd) (1)
      - design\_1\_i: design\_1 (design\_1.bd) (1)
        - design\_1(STRUCTURE) (design\_1.vhd) (9)
  - Utility Sources

Hierarchy IP Sources Libraries Compile Order

Tcl Console Messages Log Reports Design Runs


Diagram Address Editor design\_1\_wrapper.vhd

c:/Users/znkr/Desktop/arraysum/arraysum.gen/sources\_1/bd/design\_1/hdl/design\_1\_wrapper.vhd

```
1  --Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
2  --Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
3  -----
4  --Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
5  --Date       : Fri Dec 27 16:52:20 2024
6  --Host       : rev_sharped running 64-bit major release (build 9200)
7  --Command    : generate_target design_1_wrapper.bd
8  --Design     : design_1_wrapper
9  --Purpose    : IP block netlist
10 -----
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13 library UNISIM;
14 use UNISIM.VCOMPONENTS.ALL;
15 entity design_1_wrapper is
16     port (
17         diff_clock_rtl_0_clk_n : in STD_LOGIC;
18         diff_clock_rtl_0_clk_p : in STD_LOGIC;
19         reset_rtl_0 : in STD_LOGIC;
20         uart_rtl_0_rxd : in STD_LOGIC;
21         uart_rtl_0_txd : out STD_LOGIC
22     );
23 end design_1_wrapper;
24
25 architecture STRUCTURE of design_1_wrapper is
26     component design_1 is
27     port (
28         diff_clock_rtl_0_clk_n : in STD_LOGIC;
29         diff_clock_rtl_0_clk_p : in STD_LOGIC;
30         reset_rtl_0 : in STD_LOGIC;
31         uart_rtl_0_rxd : in STD_LOGIC;
32         uart_rtl_0_txd : out STD_LOGIC
```


# ***Click : Export Hardware...***


***(implementing the design on an FPGA).***



# Click : Next > .

(pre-synthesis ensures that the hardware is ready for software development).

 Export Hardware Platform ×

**Output** 

Set the platform properties to inform downstream tools of the intended use of the target platform's hardware design.


☒ Pre-synthesis  
This platform includes a hardware specification for downstream software tools.

☐ Include bitstream  
This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for software tools.

< Back Next > Finish Cancel

# ***Click : Launch Vitis IDE .***

***(Make sure .xsa file is exported successfully).***



# Open the *project workspace* and create a platform.

(Platform : based on the .xsa file).

The screenshot displays the Vitis Unified IDE 2023.2 interface. On the left, the 'VITIS COMPONENTS' sidebar shows a tree structure with 'ARRAYSUM' expanded, containing 'platform (Platform)' and 'Settings'. The 'platform' component is selected, and its 'vitis-comp.json' file is highlighted. Below this, the 'FLOW' section shows 'Component' set to 'platform' and a 'Build' button. The main editor area shows the 'vitis-comp.json' file with a 'platform' section containing 'microblaze\_0' and 'standalone\_microblaze\_0'. The right-hand 'Platform - platform' panel shows fields for 'Name' (platform), 'Hardware Specification' (design\_1\_wrapper.xsa, Switch XSA, Hardware Specification), and 'Description'. The bottom 'OUTPUT' pane shows the 'Vitis Server' log with the following messages:

```
17:29:20 INFO : -- Build files have been written to: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/
17:29:20 INFO : Successfully created Domain at C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp
17:29:20 INFO : Successfully Generated Domain C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp
17:29:20 INFO : Domain standalone_microblaze_0 added successfully.
17:29:20 INFO : Platform creation finished successfully.
17:29:20 INFO : Platform Quick Build initiated.
17:29:20 INFO : Generating Export directory
17:29:20 INFO : Generated platform metadata for creating application(s) based on platform platform.
```

On the far right, a sidebar lists 'Vitis Server', 'Git', and 'GitLens'. A notification at the bottom right states 'Created platform: platform'.



# Click : Build.

(Build : To build the platform).


The screenshot displays the Vitis Unified IDE 2023.2 interface. The left sidebar shows the 'VITIS COMPONENTS' tree with 'ARRAYSUM' expanded, containing 'platform (Platform)' and 'Settings'. The 'platform' component is selected, showing its 'vitis-comp.json' file. The main editor area displays the 'Platform - platform' configuration, including the Name, Hardware Specification, and Description. The 'Build' button is visible in the bottom left. The bottom panel shows the 'OUTPUT' window with the following text:

```
Vitis Server platform X
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xil_types.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xil_util.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xinterrupt_wrap.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xmem_config.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xmicroblaze.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xmicroblaze_config.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xplatform_info.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xstatus.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xuartlite.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/include/./include/xuartlite_i.h
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/lib/libxilstandalone.a
-- Installing: C:/Users/znkr/OneDrive/Desktop/arraysum/platform/microblaze_0/standalone_microblaze_0/bsp/lib/libxiltimer.a
Generating Export directory
Platform Build Finished successfully.
[12/27/2024, 5:30:19 PM]: Generate platform platform with id '82885633-1520-42c3-a4d7-da1cf7efeb45' ended.
```

The bottom right corner shows a notification: 'Generate platform platform finished successfully.'

# Select : Hello World Application From Templates.

(Renamed: Array sum sdk).



**\*Function Sprintf:**  
**Converts:**  
**The result (float) to a**  
**string.**

# Program : helloworld.c

**(Calculates the sum of an array of nine floats,**  
**stores the result in BRAM and prints the sum via UART).**

The screenshot displays the Vitis Unified IDE 2023.2 interface. On the left, the 'VITIS COMPONENTS' pane shows the project structure for 'Array\_sum\_sdk'. The 'Sources' folder contains 'helloworld.c', 'Iscrip.tcl', 'platform.c', and 'platform.h'. The 'Output' folder contains 'platform' (Platform). The 'FLOW' pane shows the 'Build' step selected. The main editor window displays the source code for 'helloworld.c'. The code includes standard headers, initializes the platform, defines a static array of 9 float values, and calculates their sum. The result is stored in a union, converted to a string, and printed via UART. Comments at the bottom summarize the program's functionality: calculating the sum of an array of floats, storing the values and result in BRAM, and printing the sum via UART.

```
1 #include <stdio.h>           // Standard Input/Output library for printf
2 #include "platform.h"        // Used for platform initialization and cleanup
3 #include "xil_printf.h"       // Provides functions for printing via UART
4 #include "xil_io.h"           // Provides functions for hardware register read/write (BRAM, IP)
5 #include "xparameters.h"      // Contains base addresses for hardware resources (BRAM, IP)
6
7 int main()
8 {
9     init_platform();           // Initializes the platform (e.g., UART, STDIN/STDOUT)
10
11     char buff[11];             // Buffer to store the result as a string (up to 10 characters + null terminator)
12
13     // Define a static array of 9 float values
14     static float arr[9] = {1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0, 9.0};
15
16     // Union for converting between unsigned int and float
17     union {
18         unsigned int a;         // 32-bit unsigned integer
19         float b;               // Float value
20     } itof;
21
22     float sum = 0.0;           // Variable to store the sum of the array elements
23
24     // **Write array values to BRAM and calculate the sum**
25     for (int i = 0; i < 9; i++) {
26         itof.b = arr[i];        // Copy the current float element into the union
27         // Write the value (converted to unsigned int) to the BRAM address
28         Xil_Out32(XPAR_AXI_BRAM_0_BASEADDRESS + (4 * i), itof.a);
29         sum += arr[i];          // Calculate the sum of the elements
30     }
31
32     itof.b = sum;              // Store the result (sum) in the union
33
34     //Print the result via UART:
35     sprintf(buff, "%f", itof.b); //Convert the result (float) to a string and store it in buff
36     xil_printf("Sum = %s\n\r", buff); // Print the result string via UART
37
38     //MY_OUTPUT_SIGNAL FROM THIS SIMULATION: charbuffer[1:20] : WROTE AS A STRING AND AFTER SOME SECONDS PRINTED RESULT IN TCL CONSOLE!
39
40     cleanup_platform(); // Cleanup the platform
41     return 0;
42 }
43
44 //1. This program CALCULATES the SUM of an ARRAY OF FLOATS.
45 //2. Stores the VALUES and RESULT in BRAM.
46 //3. Prints the SUM via UART.
```

# Click : Build.

## (Build : To build the Application and generate ELF File).

The screenshot displays the Vitis Unified IDE interface during the build process of the `Array_sum_sdk` application. The interface is divided into several panels:

- Left Panel (Vitis Components):** Shows the project structure for `Array_sum_sdk`, including `Settings`, `Includes`, `Sources` (with `src` containing `helloworld.c`, `script.ld`, `platform.c`, and `platform.h`), `Output`, and `platform` (Platform).
- Center Panel (Code Editor):** Displays the source code of `helloworld.c`. The code includes standard I/O libraries, platform initialization, and a `main` function that calculates the sum of an array of 9 float values.
- Bottom Panel (Output):** Shows the build output, indicating that the application was built successfully. The output includes the path to the generated ELF file and the build command used.
- Right Panel (File Explorer):** Displays the file structure of the `Array_sum_sdk` project, showing the `Vitis Server`, `clangd`, `Git`, `GitLens`, `HLS Pragma Language Server`, and `platform` files.

The build output in the bottom panel shows the following steps:

```
-- Generating done
-- Build files have been written to: C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build
C:/Xilinx/Vitis/2023.2/tps/win64/cmake-3.24.2/bin/cmake.exe -SC:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/src -BC:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build
C:/Xilinx/Vitis/2023.2/tps/win64/cmake-3.24.2/bin/cmake.exe -E cmake_progress_start C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build
make -f CMakeFiles/Makefile2 all
make[1]: Entering directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
make -f CMakeFiles/Array_sum_sdk.elf.dir/build.make CMakeFiles/Array_sum_sdk.elf.dir/depend
make[2]: Entering directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
make[2]: Leaving directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
make -f CMakeFiles/Array_sum_sdk.elf.dir/build.make CMakeFiles/Array_sum_sdk.elf.dir/build
make[2]: Entering directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
[ 33%] Building C object CMakeFiles/Array_sum_sdk.elf.dir/helloworld.c.obj
C:/Xilinx/Vitis/2023.2/gnu/microblaze/nt/bin/mb-gcc.exe -isystem C:/Users/znkr_OneDrive/Desktop/arraysum/platform/export/platform/sw/standalone -c C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/src/helloworld.c -o CMakeFiles/Array_sum_sdk.elf.dir/helloworld.c.obj
[ 66%] Building C object CMakeFiles/Array_sum_sdk.elf.dir/platform.c.obj
C:/Xilinx/Vitis/2023.2/gnu/microblaze/nt/bin/mb-gcc.exe -isystem C:/Users/znkr_OneDrive/Desktop/arraysum/platform/export/platform/sw/standalone -c C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/src/platform.c -o CMakeFiles/Array_sum_sdk.elf.dir/platform.c.obj
[100%] Linking C executable Array_sum_sdk.elf
C:/Xilinx/Vitis/2023.2/gnu/microblaze/nt/bin/mb-gcc.exe -O2 -mlittle-endian -mxl-soft-mul -mcpu=v11.0 -DSDT -MMD -MP -specs=C:/Users/znkr_OneDrive/Desktop/arraysum/platform/export/platform/sw/standalone -o Array_sum_sdk.elf CMakeFiles/Array_sum_sdk.elf.dir/helloworld.c.obj CMakeFiles/Array_sum_sdk.elf.dir/platform.c.obj
mb-size --format-berkeley Array_sum_sdk.elf
  text    data    bss    dec    hex filename
  95040    2104    2144    99288    183d8 Array_sum_sdk.elf
mb-size --format-berkeley Array_sum_sdk.elf > C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build/Array_sum_sdk.elf.size
make[2]: Leaving directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
[100%] Built target Array_sum_sdk.elf
make[1]: Leaving directory 'c:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build'
C:/Xilinx/Vitis/2023.2/tps/win64/cmake-3.24.2/bin/cmake.exe -E cmake_progress_start C:/Users/znkr_OneDrive/Desktop/arraysum/Array_sum_sdk/build
Build Finished successfully
[12/27/2024, 6:00:04 PM]: Build for Array_sum_sdk:: with id '65b1a4b7-e5b6-449f-9d99-b44222e703c9' ended.
```

# ***Right-click : Block design and associate ELF files.***

## ***(Apply the ELF file from SDK only to the simulation sources).***

arraysum - [C:/Users/znkr\_/OneDrive/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - arraysum

**PROJECT MANAGER**

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

**Sources**

- Simulation Sources (2)
  - sim\_1 (2)
    - design\_1\_wrapper(STRUCTURE) (design\_1\_wrapper.vhd) (1)
      - design\_1.i : design\_1 (design\_1.bd) (1)
        - design\_1(STRUCTURE) (design\_1.vhd) (9)

**Source File Properties**

design\_1.bd

☒ Enabled

Location: C:/Users/znkr\_/OneDrive/Desktop/arraysum/arraysum.srscs/sources\_1/bd

**General** Properties

**Tcl Console** Messages Log Reports **Design Runs**

Name	Constraints	Status	WNS	TNS	W
synth_1 (active)	constrs_1	Not started			
impl_1	constrs_1	Not started			
Out-of-Context Module Runs					
design_1		Submodule Runs Complete			

**Associate ELF Files**

Associate an ELF file with a processor instance (Address Map). ELF files are available after running generate on your embedded design sources. Only processors that are visible from the active top of the design will be shown.

Processors/Address Maps	Associated ELF File
Design Sources <ul style="list-style-type: none"><li>design_1<ul style="list-style-type: none"><li>microblaze_0</li></ul></li></ul>	mb_bootloop_le.elf
Simulation Sources <ul style="list-style-type: none"><li>design_1<ul style="list-style-type: none"><li>microblaze_0</li></ul></li></ul>	Array_sum_sdk.elf


OK Cancel

Not started  
No errors or warnings

Associations LUT FF BRAM URAM DS


Associate ELF Files

# Right-click : Simulation Sources and Add Sources...



# Click : Create Source File.

(File name : testbench).



# Click : Run Behavioral Simulation.

(The testbench contains VHDL code for UART communication and displaying received data in the TCL Console).

arraysum - [C:/Users/znkr\_/OneDrive/Desktop/arraysum/arraysum.xpr] - Vivado 2023.2

The screenshot displays the Vivado IDE interface. On the left, the 'Flow Navigator' pane shows the project hierarchy. The 'SIMULATION' section is expanded, and the 'Run Behavioral Simulation' option is selected, which has opened a sub-menu. The sub-menu contains the following options:


- Run Behavioral Simulation (highlighted)
- Run Post-Synthesis Functional Simulation
- Run Post-Synthesis Timing Simulation
- Run Post-Implementation Functional Simulation
- Run Post-Implementation Timing Simulation

The 'PROJECT MANAGER' pane on the right shows the project structure. Under 'Simulation Sources (2)', the 'sim\_1 (2)' folder is expanded, showing 'testbench(my\_testbench) (testbench.vhd) (1)' and 'ELF (1)'. The 'Sources' pane below it shows the same structure. The 'testbench.vhd' file is open in the main editor, displaying VHDL code for a UART testbench. The code includes a 'when' statement for '011' and an 'if' statement for 'counter = x"00000364"'. The code is as follows:

```
89 when "011" =>
90     if counter = x"00000364" then -- middle of stop character
91         -- report "received " & integer'image (to_integer (unsigned (data_received(9 downto 2)
92         -- write (line1, character'val(to_integer(unsigned(data_received(9 downto 2))));
93         -- writeline (output_file_stdout, line1);
94         if (charbuffer_index = 19) then
95             charbuffer (1) <= character'val(to_integer(unsigned(data_received(9 downto 2))));
96             charbuffer_index <= 2;
97             write (line1, charbuffer, left);
98             writeline (output_file_stdout, line1);
99         elsif (10 = to_integer(unsigned(data_received(9 downto 2)))) then
100             charbuffer_index <= 1;
101             write (line1, charbuffer, left);
102             writeline (output_file_stdout, line1);
103         else
104             charbuffer(charbuffer_index) <= character'val(to_integer(unsigned(data_received(9
105             charbuffer_index <= charbuffer_index + 1;
106         end if;
107         character_state <= "000";
108         counter <= x"00000000";
109     end if;
110     when others =>
111         counter <= x"00000000";
112         data_received <= "0000000000";
113         number_of_bits_received <= x"00000000";
114         character_state <= "000";
115     end case;
116 end if;
117 end if;
118 end process;
119
120 end architecture my_testbench;
```



***Click : Run All (F3).  
(Simulation launched).***



Run the simulation until there are no more events or until a Verilog '\$finish' or '\$stop'

Sim Time: 1 us

It may take some time;  
please be patient.

# Click : TCL Console to see the result.

(Sum = 45.000000).

## OR Click: charbuffer[1:20] Signal in the waveform viewer.

**Flow Navigator**

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION**
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

**SIMULATION - Behavioral Simulation - Functional - sim\_1 - testbench**

**Scope**

Name	Value
clk	1
clk_n	0
rst_n	1
rst	0
rs232_uart_tx	1
rs232_uart_rx	U
character_state[2:0]	2
counter[31:0]	0000008a
number_of_bits_received[31:0]	00000001
data_received[9:0]	214
charbuffer[1:20]	"Sum = 45.000000"
charbuffer_index	1

**Tcl Console**

```
Block Memory Generator module testbench.uut.design_1_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_7_inst is using a behavioral model for simulation
Block Memory Generator module testbench.uut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_7_inst is using a behavioral
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.969 ; gain = 0.000
run all
Sum = 45.000000
```

Sim Time: 1786145 ns

***Thank you for your participation.***