ΘΈΜΑ ΠΤΥΧΙΑΚΉΣ ΕΡΓΑΣΊΑΣ :

ΥΛΟΠΟΙΗΣΗ ΚΑΙ ΠΡΟΣΟΜΟΙΩΣΗ ΤΟΥ MICROBLAZE ΕΠΕΞΕΡΓΑΣΤΗ ΣΕ FPGA

ΑΡΙΘΜΌΣ ΜΗΤΡΏΟΥ :

2026202100134

ΟΝΟΜΑΤΕΠΏΝΥΜΟ :

ΑΝΑΣΤΆΣΙΟΣ ΠΟΥΤΑΧΊΔΗΣ

ΠΑΝΕΠΙΣΤΉΜΙΟ :

Πελοποννήσου.

TM'HMA:

Ψηφιακών Συστημάτων.

ΠΑΡΟΥΣΊΑΣΗ:


Πτυχιακής Εργασίας 20'.

ΕΡΓΑΛΕΊΑ ΥΛΟΠΟΊΗΣΗΣ:


Vitis(SW DEVELOPER)2023.2

Click: Create Project > .






Project Name : arraysum Xilinx Board Part : xc7a200tfbg676-2




Create Block Design : Add MicroBlaze and Run Block Automation.




Set: Local Memory 128KB and Click OK.


(Improves Performance).



Click: Run Connection Automation.




Select: All(3 out of 3 selected) and Click OK.




Add BRAM and Run Connection Automation.

(BRAM: boosts system performance by minimizing the delay in data access).



Select: All(3 out of 3 selected) and Click OK.




Add UART and Set: Baud Rate 115200.

<u>*Baud Rate:</u> Symbols/Second

(My testbench is written for this baud rate).


(UART: MicroBlaze can send and receive serial data with external devices).




OK

Cancel

Click: Run Connection Automation.




Select: All(3 out of 3 selected) and Click OK.




Click: Validate Design (F6).

(Given: The Form Of The Block Design).




Click: OK. If The Validation Is Successful.

(This window will open).




Click: Generate Output Products...

(For synthesizing the design and implementing it to test the system).




Click: OK. If the synthesis and implementation are successful.

(This window will open).




Click: Create HDL Wrapper...

(Manages the design within the FPGA).




Click: OK.

(Let Vivado manage wrapper and auto-update).




HDL Wrapper Generated.

(With name: design 1 wrapper.vhd).




Click: Export <u>H</u>ardware...

(implementing the design on an FPGA).




Click: Next > .

(pre-synthesis ensures that the hardware is ready for software development).




Click: Launch Vitis IDE.

(Make sure .xsa file is exported successfully).




Open the project workspace and create a platform.

(Platform : based on the .xsa file).




Click: Build.

(Build: To build the platform).




Select: Hello World Application From Templates.

(Renamed: Array sum sdk).




Program : helloworld.c

(Calculates the sum of an array of nine floats, stores the result in BRAM and prints the sum via UART).




Click: Build.


(Build : To build the Application and generate ELF File).



Right-click: Block design and associate ELF files. (Apply the ELF file from SDK only to the simulation sources).




Right-click: Simulation Sources and Add Sources...




Click: Create Source File.

(File name : testbench).




Click: Run Behavioral Simulation.


(The testbench contains VHDL code for UART communication and displaying data in the TCL Console).



Vivado Simulator

Click: Run All (F3). (Simulation launched).





Click: TCL Console to see the result.


(Sum = 45.000000).

OR Click: charbuffer[1:20] Signal in the waveform viewer. ■ Default Layout Flow Navigator SIMULATION - Behavioral Simulation - Functional - sim 1 - testbench ∨ PROJECT MANAGER bd_afc3.v × Untitled 3 ? & 巴 Settings 5 Add Sources 786,145,000 ps Language Templates Name Value 1,786,144,990 ps 1,786,144,992 ps 1,786,144,994 ps 1,786,144,996 ps 1,786,144,998 ps 1,786,145,000 ps ☐ IP Catalog le clk le clk n ▼ IP INTEGRATOR ¹⊌ rst n Create Block Design o rst le rs232 uart txd Open Block Design rs232 uart rxd Generate Block Design ➡ character state[2:0] ▼ counter[31:0] 0000008a 00000089 SIMULATION ₱ number of bits received[31:0] 00000001 00000001 Run Simulation ▼ data received[9:0] 214 charbuffer[1:20] "Sum = 45.000"Sum = 45.000000 ▼ RTL ANALYSIS decharbuffer index Run Linter > Open Elaborated Design SYNTHESIS × Messages Log ? _ 0 6 Run Synthesis > Open Synthesized Design Block Memory Generator module testbench.uut.design 1 i.axi bram ctrl 0 bram.inst.\native mem mapped module.blk mem gen v8 4 7 inst is using a behavioral model for sime A Block Memory Generator module testbench.uut.design 1 i.microblaze 0 local memory.lmb bram.inst.\native mem mapped module.blk mem gen v8 4 7 inst is using a behavioral relaunch sim: Time (s): cpu = 00:00:05; elapsed = 00:00:24 . Memory (MB): peak = 1695.969; qain = 0.000 ✓ IMPLEMENTATION run all Run Implementation sum = 45.000000> Open Implemented Design Type a Tcl command here

Example #1 Input Bit Flips Without TinyAES.


Forcing Different Bit from the original pattern And getting different result.

Result: 44 Instead of 45.




Example 2#

Result 41 Instead of 45.




Example #3

Result: 75 Instead of 45




Example 4#:

Result: Significantly Different from 45.



Example 5#:

Result: 45.50 instead of 45.00 (very close to the original).



Thank you for your participation.