
# Hardware Approach of Forward Propagation in Neural Network on FPGA


**Final Presentation** 

Team 9 Randy, Yu, Zhuojun & Wales

## **Project Overview**

- Neural Network with forward propagation implemented on hardware and backward propagation on MicroBlaze
- This Neural Network will be able to recognize handwritten digits using the MNIST dataset to train it
- The Neural Network will be conducting forward propagation throughout 2 layers






#### Initial Goals

#### **Original Goal:**

- A (784-800-10) Neural Network built on hardware able to recognize handwritten digits from the MNIST dataset
- The First FPGA will send performance and accuracy results to the second FPGA through the network to help with limited resources on the first FPGA
- Neural Network performance and accuracy will be visualized on a second PC connected to the second FPGA
- Backpropagation will be done in software on the MicroBlaze to train the Neural Network

#### Potential Future Implementation Goal (From Proposal):


- Have one server FPGA to control flow from Client FPGAs and send their request to processing FPGAs with the Neural Network
- Another FPGA on the network with receive analytical data from the server FPGA and visually present it through a Python program on a PC
- Back Propagation implemented on hardware instead of MicroBlaze



## Final Accomplishment

- Successfully implemented a 784-16-10 Neural Network on Nexys Video Board, with pre-trained weights and biases
- Around 8 us for the Neural Network to process one image (100 MHz Input Clock Frequency)
- Sending the test images to the Neural Network through DMA communication
- Sending Neural Network labels & output results to the 2nd FPGA in real-time through TCP
- Visualizing overall accuracy and digit accuracy in real-time using PySerial

```
DMA Transnit Successful, Test Inage 10000 Sent
Neural Network Digit Heights: 278 0
Neural Network Digit Heights: 1 1
Neural Network Digit Heights: 113 2
Neural Network Digit Heights: 4 3
Neural Network Digit Heights: 1533 4
Neural Network Digit Heights: 1720 5
Neural Network Digit Heights: 1720 6
Neural Network Digit Heights: 4095 6
Neural Network Digit Heights: 1 7
Neural Network Digit Heights: 59 8
Neural Network Digit Heights: 1 9
Accuracy Count: 9273 Accuracy: 92
Neural Network Output: 6 Label: 6
```



#### **Neural Network Simulation**

Name	Value	10 us	il us	12 us	13 us	14 us	15 us	16 us	17 us	8 us
¼ dk	1				3 us					
¼ rstn	1									
₩ in[783:0][15:0]	0000,0000,0000,0000,0000	0000 0000 0000	0000 0000 0000 00	000 0000 0000 0000	.0000,0000,0000,0000	0000 0000 0000 00	100 0000 0000 0000	0 0000 0000 0000 00	000 0000 0000 0000	0000 0000 0
₩ in bits[12543:0]	000000000000000000000000000000000000000				000000000000000000000000000000000000000					
₩ o[159:0]	0008014c04b00f51034c0001004					000000000000000000000000000000000000000	1			
<b>⊌</b> o1[15:0]	Offe	i——				0000				<del></del> }
<b>⊌</b> o2[15:0]	0001					0000				
<b>⊌</b> o3[15:0]	09c9	<b></b>				0000	1			
₩ o4[15:0]	0040					0000				<b></b>
⊌ o5[15:0]	0001	<b>——</b>				0000				
® o6[15:0]	034c	<b></b>				0000				
<b>₩</b> o7[15:0]	0f51					0000				1
₩ o8[15:0]	04b0	<b>——</b>				0000				
<b>₩</b> 09[15:0]	014c	<b></b>				0000				
<b>₩</b> 010[15:0]	0008	<b>——</b>				0000				<del></del>
₩ o11[15:0]	0000	<b></b>				0000				
<b>₩</b> 012[15:0]	0000	<u> </u>				0000				
₩ o13[15:0]	0000	<b></b>				0000				
₩ o14[15:0]	0000	<b></b>				0000				
₩ o15[15:0]	0000	<b>——</b>				0000				
o16[15:0]	0000	<b></b>				0000				
addr[783:0][15:0]	030f,030e,030d,030c,030b,030a,	030f,030e,030d,	.030c,030b,030a,03	09,0308,0307,0306	.0305,0304,0303,0302		fe,02fd,02fc,02fl	b,02fa,02f9,02f8,02	2f7,02f6,02f5,02f4,	.02f3,02f2,03
in_valid	0									
le out valid	0									

## Challenges Endured


- MicroBlaze limiting performance to handle backpropagation and training
  - Decided to memory map the trained weights and biases into hardware block
- Increasing MicroBlaze performance through Vivado or increasing Input Clock Frequency
- Synthesizing a 784-32-10 Neural Network would use more than 128GB of memory (ECE1373 Dev Machine)
  - o More than likely a module that is causing a lot of memory usage when synthesizing
- Transferring data through TCP too often will cause failure on DMA and UART
  - More than likely the shared AXI Interconnect and SmartConnect to the MIG/DDR can cause this

## Compromises Made

- Implemented 784-16-10, instead of 784-800-10 Neural Network because of limited resources
- Designed the vector multiplication unit with accumulators instead of an add tree, which increases the processing time
- Due to limited time, we chose to map the pre-trained weights and biases to the hardware block instead of training in SW or HW
- Chose to do more processing on the First FPGA than the Second due to TCP/DMA issues
- Remove Instruction and Data Cache enablement for TCP

## Final Block Diagram

- 1st PC sends the image file and label file to the 1st FPGA
- 1st FPGA running Neural Network sends test labels and Neural Network output to the 2nd FPGA
- 2nd FPGA receives data, compares with the test labels, then sends the result to PC
- 2nd PC runs
   visualization program
   through Python



#### Design Process

#### Hardware (Yu & Zhuojun):

- Beginning with the designs of Sigmoid, ReLU and VecMult, and Neural Net module in Verilog
- Completed the post-implementation simulation to check their functionality from the waveform
- Created an AXI-stream wrapper that wrapped the whole Neural Network block

#### Software (Randy, Wales & Yu):

- Implemented the Neural Network (Logic Function & MNIST Handwritten Digits) on MicroBlaze in C
- Tested TCP protocol communication between two FPGAs

#### Integration (Randy, Wales & Yu):

- Send data from PC to MicroBlaze through UART
- Tested the Neural Network output with Microblaze and DMA, examined the output data with ILA and terminal output
- Add the TCP transfer program to the system, examine the received data on the 2nd FPGA
- Add the visualization program to the 2nd PC, examine the received data and its accuracy

#### Referenced Code/Blocks

Everything was made/modified ourselves with help from the following links:

- Help from YouTuber Vipin Kizheppatt's videos to design and test UART communication between PC & MicroBlaze and DMA communication between MicroBlaze & custom IP block (https://www.youtube.com/user/TheVipinkmenon)
- Neural Network & Deep Learning (<a href="https://medium.com/analytics-vidhya/building-neural-network-framework-in-c-using-backpropagat-ion-8ad589a0752d">https://medium.com/analytics-vidhya/building-neural-network-framework-in-c-using-backpropagat-ion-8ad589a0752d</a>)
- Fixed-Point Arithmetic (<a href="https://projectf.io/posts/fixed-point-numbers-in-verilog/">https://projectf.io/posts/fixed-point-numbers-in-verilog/</a>)
- Neural Network on FPGA (<a href="https://arxiv.org/ftp/arxiv/papers/1711/1711.05860.pdf">https://arxiv.org/ftp/arxiv/papers/1711/1711.05860.pdf</a>)
- Matrix Multiplication (<a href="http://www.seas.ucla.edu/~baek/FPGA.pdf">http://www.seas.ucla.edu/~baek/FPGA.pdf</a>)
- Sigmoid Function in Verilog
   <a href="https://www.researchgate.net/publication/224843989\_IMPLEMENTATION\_OF\_A\_SIGMOID\_ACTIVATION\_FUNCTION\_FOR\_NEURAL\_NETWORK\_USING\_FPGA">https://www.researchgate.net/publication/224843989\_IMPLEMENTATION\_OF\_A\_SIGMOID\_ACTIVATION\_FUNCTION\_FOR\_NEURAL\_NETWORK\_USING\_FPGA</a>

#### What We've Learnt

- Digital system design in Verilog has been improved
- AXI-Stream protocol understanding
- TCP & DMA data transfer on MicroBlaze
- Vivado workflow
- Debugging the hardware & system design through unit testing & system testing
- Communicating together being 12 hrs (Canada & China) apart

## DEMO TIME!

