BEIJING INSTITUTE OF TECHNOLOGY · FOUNDATIONS OF CS & AI (FALL 2026)



DOCTOR DOOM'S LATVERIAN ACADEMY

HARDWARE, NETWORKS & BEHAVIORIST AI

Stage 2 Comprehensive Study Guide & Verified 46-Question Test Bank V1.0

STAGE 2 · FALL 2026 · TEAM DOOM

BEIJING INSTITUTE OF TECHNOLOGY · FOUNDATIONS OF CS & AI (FALL 2026)

HARDWARE, NETWORKS & BEHAVIORIST AI

Stage 2 Comprehensive Study Guide & Verified 46-Question Test Bank V1.0



CREDITS

TEAM: Doom (Group 2) **INSTRUCTOR:** 赵丰年 **SUBMISSION DATE:** November 2026

AUTHORS: Neville Reyvan (1820262215), Carensia Chin (1820262207), Leoric Lius (1820262180), Justin Liem (1820262176), Devi Aurelia (1820262183), James / Nothingness (1820262284), Quang Huy Đỗ (1820262177).

Cover, logo and stained-glass artwork © Marvel (Avengers: Doomsday promotional art), used for a non-commercial class project.

TABLE OF CONTENTS: 16 CANONICAL CHAPTERS

CHAPTER	UNIT	CHAPTER TITLE
Ch 1	UNIT A: HARDWARE	Inside a computer
Ch 2	UNIT A: HARDWARE	From bits to actions
Ch 3	UNIT A: HARDWARE	Connecting devices
Ch 4	UNIT B: NETWORKS	A message's journey
Ch 5	UNIT C: BEHAVIORIST AI	Reactive behaviour
Ch 6	UNIT C: BEHAVIORIST AI	Learning and integration
Ch 7	UNIT A: HARDWARE	Computer architecture in practice
Ch 8	UNIT A: HARDWARE	First laboratory skills
Ch 9	UNIT A: HARDWARE	Building an automatic light indicator
Ch 10	UNIT A: HARDWARE	Interfaces, datasheets and sustainability
Ch 11	UNIT B: NETWORKS	Networking diagrams and practice
Ch 12	UNIT B: NETWORKS	Network layers, performance and privacy
Ch 13	UNIT C: BEHAVIORIST AI	Modelling an agent's decisions
Ch 14	UNIT C: BEHAVIORIST AI	A worked Q-learning example
Ch 15	UNIT C: BEHAVIORIST AI	Applications, review and limits
Ch 16	UNIT C: BEHAVIORIST AI	Design a connected system

UNIT A: HARDWARE

CHAPTER 1: INSIDE A COMPUTER

LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS

MICROCONTROLLER & CLOCK




Clock: 16 million ticks per second



Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Silence, novices of Latveria! You stand before Doctor Victor von Doom to master the sovereign architecture of computing. Western fools treat computers as mystical monoliths of glass and silicon, gaping at screens like children at a carnival. DOOM tolerates no superstition where engineering reigns! A computer is not magic; it is an obedient machine of copper, silicon, and electricity that executes instructions with absolute determinism. You shall master its four elemental pillars: Input, Processing, Storage, and Output. Fail to grasp this foundation, and you are unworthy to sweep the cyber-foundries of Castle Doom!*

SOVEREIGN LEARNING OBJECTIVES

- Explain the fundamental Input -> Processing -> Storage -> Output model of computer systems.
- Differentiate volatile working memory (RAM) from non-volatile persistent storage (SSD/HDD) in speed, capacity, and power loss behavior.
- Describe the specific functional roles of the CPU, motherboard, RAM, storage, and GPU within modern systems.
- Trace the physical data pathway and hardware state transitions of an everyday file operation from disk to screen.

◇ 1.1 The Four Elemental Pillars: Input, Processing, Storage, and Output

Every digital computer on Earth—from a pocket smartphone to an industrial robot vacuum, and up to the supercomputing mainframes of Castle Doom—operates upon the exact same four-part conceptual loop:




Figure 1.1 — The four elemental pillars: input feeds processing, processing drives output, and storage keeps data across power loss.

1. **Input:** Hardware devices capture physical phenomena from the outside world and translate them into digital electrical signals. Examples include mechanical keyboard switches, optical mouse sensors, thermal sensors, and camera sensors.
2. **Processing:** The Central Processing Unit (CPU) retrieves numerical instructions from memory and manipulates data through arithmetic and logic operations at blinding speeds.
3. **Storage:** Non-volatile media that preserves programs, telemetry, and operating data permanently, even when electrical power is disconnected.
4. **Output:** Hardware components that convert processed digital numbers back into physical phenomena—light on a display monitor, sound vibrations from a speaker coil, or torque from an electric motor shaft.

◇ 1.2 Core System Components and the Kitchen Analogy

To understand how these parts collaborate, consider the imperial kitchen of Castle Doom:

COMPONENT	TECHNICAL ROLE	EVERYDAY ANALOGY	TYPICAL LATVERIAN SPECIFICATION
CPU (Central Processing Unit)	Fetches and executes instructions sequentially	The master chef following recipes	Multi-core 3.8 GHz processor
RAM (Random Access Memory)	Volatile high-speed working memory for active programs	The kitchen prep counter	16 GB to 64 GB DDR5
Storage (SSD / NVMe)	Non-volatile long-term data persistence	The pantry and deep freezer	1 TB to 4 TB NVMe Flash
Motherboard	Printed circuit board routing electrical buses between chips	The kitchen floor, plumbing, and counters	Multilayer PCB with system buses
GPU (Graphics Processing Unit)	Massively parallel matrix and vector arithmetic	A team of 1,000 line cooks chopping onions	Dedicated parallel tensor cores

◇ 1.3 The Memory Latency Hierarchy

In computing, physical distance and electrical capacitance dictate speed. We cannot have a memory technology that is simultaneously infinitely fast, infinitely large, and non-volatile. Thus, computer architects organize memory into a hierarchical pyramid:

- **CPU Registers (< 1 nanosecond):** Tiny storage cells built directly into the CPU core silicon (e.g., Accumulator, Program Counter). Instant access.
- **L1 / L2 / L3 Cache (1 – 10 nanoseconds):** High-speed SRAM situated millimeters from the ALU to buffer repetitive loop instructions.
- **Main RAM (50 – 100 nanoseconds):** High-capacity volatile DRAM chips connected across motherboard traces. Wiped completely when power drops.
- **Solid-State Drive (50 – 100 microseconds):** Non-volatile NAND flash chips. Persistent across power cuts, but thousands of times slower than RAM.
- **Mechanical Hard Disk (5 – 10 milliseconds):** Spinning magnetic platters with moving physical heads. Millions of times slower than on-chip cache.

◇ 1.4 Concrete Hardware Anchor: Inside the Robot Vacuum

Look upon an autonomous cleaning unit through the lens of hardware decomposition:

- **Inputs:** Front mechanical bumper switches, downward-pointing infrared cliff sensors, wheel revolution encoders, and optical dust sensors.
- **Processing:** An on-board 32-bit microcontroller running control loops at 100 Hz.
- **Storage:** Non-volatile SPI Flash memory chips holding calibration maps, cleaning schedules, and room boundary coordinates.
- **Outputs:** Dual pulse-width modulated (PWM) DC drive motors, roller brush motor, vacuum suction turbine, and diagnostic status LEDs.

MEANWHILE IN LATVERIA...

High atop the craggy peaks of Mount Sorcerer, within Castle Doom's subterranean defense foundries, Doombot Mark VII chassis undergo rigorous sensory integration. Master technicians verify that when tactical radar sensors detect incoming supersonic threats (Input), the dual-redundant titanium CPU cores execute threat triangulation routines from SRAM in 1.4 microseconds (Processing), logging the target telemetry into radiation-hardened flash archives (Storage) before commanding defensive plasma turrets into tracking position (Output). Even under severe power disruptions, Doom's non-volatile core reserves ensure zero mission loss!

CONSTRUCTIVIST LABORATORY

Tracing Photo Loading Through the Memory Hierarchy and Power Cut Simulation

1. GOAL

Trace and verify data movement and persistence states across storage, RAM, and the CPU during application launch and simulated sudden power loss.

2. PREPARATION

A desktop computer running an operating system with Task Manager / Activity Monitor open, an image viewer application, and a large sample image file (e.g., 20 MB or larger).

3. TASK

Step 1: Open your operating system's Task Manager or Activity Monitor and record baseline available RAM.
Step 2: Predict what will happen to RAM usage when you launch the photo editor and open the large test image.
Step 3: Launch the photo viewer, load the image, and record the exact increase in active RAM allocation.
Step 4: Apply a visible brush stroke or filter modification to the image, but do NOT click Save.
Step 5: Predict what will happen to your edits versus the original image file if electrical power to the application is abruptly severed.
Step 6: Open Task Manager, select the image viewer process, and click 'End Task' / 'Force Quit' to simulate an instantaneous power cut.
Step 7: Re-open the original image file from the storage folder and inspect its visual state.

4. OBSERVATION

Record your findings in a structured table:
- Baseline RAM before launch: [Record MB/GB]
- RAM with image loaded: [Record increase in MB]
- File size on storage disk before and during editing: [Unchanged on disk]
- Image state upon relaunch after force-quit: The original photo opens cleanly, but all unsaved brush strokes have vanished without a trace.

5. REFLECTION

Reconcile your initial prediction with observed behavior: Why did the file on the SSD remain completely unchanged while you were actively drawing on the screen? Why did the unsaved edits disappear instantly when the process was killed? Because active editing occurs strictly within volatile RAM; until an explicit Save instruction writes the modified byte stream back to non-volatile storage, changes exist only as transient capacitor charges.

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: A properly executed trial confirms that volatile RAM operates as a temporary workspace while storage provides permanent retention. Common Misconception: Novices often believe that opening a file removes it from storage, or that editing a file modifies the storage drive in real time. In truth, opening creates an in-memory replica; storage remains untouched until an explicit commit occurs.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: Unsaved edits held strictly in RAM are lost when a computer suffers a sudden electrical blackout. What physical property of RAM causes this behavior?

A) RAM is non-volatile and automatically clears itself for security

B) RAM is volatile memory that requires continuous electrical refresh to maintain its stored capacitor states

C) The CPU deletes RAM contents whenever its clock cycle drops below 1 GHz

D) The SSD draws emergency power from RAM during a power cut, draining its bytes

CORRECT: OPTION B • *Explanation:* RAM (Random Access Memory) is volatile; it stores data as electrical charges within microscopic capacitors that must be continuously refreshed. When power is removed, these charges dissipate almost immediately, erasing all unsaved working data.

Review Q2: Which system component is directly responsible for fetching, decoding, and executing program instructions sequentially?

A) The Solid-State Drive (SSD)

B) The Central Processing Unit (CPU)

C) The Motherboard chipset bus

D) The Graphics Processing Unit (GPU) display controller

CORRECT: OPTION B • *Explanation:* The CPU (Central Processing Unit) carries out the instructions of software programs through the continuous Fetch-Decode-Execute cycle. Storage holds data, buses transmit data, and GPUs accelerate parallel graphics workloads.

Review Q3: Why do computer systems employ a memory hierarchy featuring small, fast caches alongside large, slower storage drives?

A) Fast memory technologies like SRAM are physically bulky and expensive per bit, making high capacity cost-prohibitive

B) Operating systems refuse to boot if all memory has the same access latency

C) Non-volatile flash memory generates too much cold air if run at gigahertz speeds

D) CPUs can only communicate with one memory type at a time

CORRECT: OPTION A • *Explanation:* The memory hierarchy resolves the fundamental engineering trade-off: extremely fast memory (registers and SRAM cache) requires complex silicon real estate and is very costly per byte, whereas dense storage (NAND flash) is economical and spacious but orders of magnitude slower.

CHAPTER TERMINOLOGY

CPU
Central Processing Unit: the primary processor that fetches, decodes, and executes program instructions.

RAM
Random Access Memory: high-speed, volatile working memory used by the CPU to store actively executing programs and temporary data.

Storage
Non-volatile hardware media (such as SSDs and magnetic hard drives) that preserves files and programs permanently without power.

Volatile Memory
Memory that requires continuous electrical power to retain stored bits; contents are instantly erased upon power loss.

Motherboard
The primary printed circuit board that physically houses the CPU and RAM while providing high-speed electrical communication buses.

Cache
Small, extremely fast static RAM located on the CPU chip to hold frequently accessed instructions and reduce memory access latency.

UNIT A: HARDWARE

CHAPTER 2: FROM BITS TO ACTIONS


LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS


MICROCONTROLLER & CLOCK



Clock: 16 million ticks per second

Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Hear me well, apprentices of Latveria! Human language is riddled with ambiguity, doubt, and emotional frailty. The machine tolerates none of this weakness! At the microscopic heart of computing lies the absolute binary state: an electrical switch is either conductive or non-conductive, charged or depleted, ONE or ZERO! From this austere binary discipline, DOOM constructs mathematical truths, controls robotic legions, and commands automated weapons systems. You shall learn how transistors form logic gates, how gates build arithmetic adders, and how instructions cycle through the CPU. Master the binary foundation, or be crushed by its inexorable logic!*

SOVEREIGN LEARNING OBJECTIVES

- Explain why digital computers represent all information using binary electrical states governed by silicon transistors.
- Calculate and convert 4-bit and 8-bit binary integers to decimal using positional power-of-two weighting.
- Evaluate truth tables for the core digital logic gates: AND, OR, NOT, and XOR.
- Trace the step-by-step register states of the CPU Fetch-Decode-Execute instruction cycle.

◇ 2.1 The Transistor: The Microscopic Binary Switch

At the physical foundation of all digital hardware sits the **transistor**—specifically the Field-Effect Transistor (MOSFET). A transistor operates as a solid-state electrical switch with no moving mechanical parts:

- When a control voltage is applied to its gate terminal, electrical current flows freely between source and drain (**ON / 1**).
- When the control voltage is removed, current flow is blocked completely (**OFF / 0**).

Digital computers rely on binary because electrical signals in physical wires are subject to resistance, noise, and thermal drift. Distinguishing between two clear states (e.g., 0 Volts for LOW and 3.3 Volts for HIGH) is vastly more reliable and noise-immune than attempting to differentiate ten distinct analog voltage levels for decimal digits 0 through 9.

◇ 2.2 Counting in Binary: Positional Power-of-Two Values

Just as our familiar decimal system uses base-10 positional weighting ($10^3 = 1000$, $10^2 = 100$, $10^1 = 10$, $10^0 = 1$), binary uses base-2 positional weighting (2^n). For a standard 8-bit **byte**, each bit position carries a fixed mathematical value:

BIT POSITION	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0
Positional Weight	**128**	**64**	**32**	**16**	**8**	**4**	**2**	**1**
Example Pattern	0	1	0	0	1	1	0	1

To convert binary `01001101` to decimal, sum the weights where a '1' is present:

$$64 + 8 + 4 + 1 = 77_{10}$$

Four bits constitute a **nibble** (0 to 15, matching one hexadecimal digit); eight bits constitute a **byte** (0 to 255).

◇ 2.3 Logic Gates: Making Decisions with Silicon

By wiring transistors together in specific circuit topologies, engineers create **logic gates** that evaluate Boolean expressions:

- **AND Gate:** Outputs 1 if and only if **both** Input A AND Input B are 1.
- **OR Gate:** Outputs 1 if **at least one** input is 1.
- **NOT Gate (Inverter):** Takes a single input and flips it (0 becomes 1; 1 becomes 0).
- **XOR Gate (Exclusive OR):** Outputs 1 if the inputs are **different** (one is 1, one is 0); outputs 0 if both inputs are identical.

AND GATE

Output is 1 only when both inputs are 1



A	B	OUTPUT
0	0	0
0	1	0
1	0	0
1	1	1

HALF-ADDER

XOR gives the sum bit, AND gives the carry



A	B	SUM (XOR)	CARRY (AND)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Figure 2.1 — Truth tables for the AND gate and the half-adder (XOR gives the sum bit, AND gives the carry).

Notice the miracle of the **Half-Adder**: Combining an XOR gate for the Sum bit and an AND gate for the Carry bit performs genuine binary arithmetic in hardware ($1 + 1 = 10_2$, which is 2 in decimal)!

◇ 2.4 The Fetch-Decode-Execute (FDE) Instruction Cycle

How does a CPU execute complex software programs? By repeating three sequential steps billions of times per second:

1. **Fetch:** The CPU copies the memory address from the **Program Counter (PC)** into the **Memory Address Register (MAR)**. The instruction byte is read from RAM across the data bus into the **Memory Data Register (MDR)** and placed into the **Current Instruction Register (CIR)**. The Program Counter increments to point to the next instruction in sequence.
2. **Decode:** The **Control Unit (CU)** decodes the instruction opcode into electrical control signals, determining whether the ALU must add, subtract, load, or branch.
3. **Execute:** The **Arithmetic Logic Unit (ALU)** or register transfer path carries out the commanded operation, writing the result into the **Accumulator (ACC)** or back to memory.

MEANWHILE IN LATVERIA...

Within the impenetrable sanctum of Castle Doom's central ordnance fortress, the blast doors are secured by dual-key XOR authorization logic. If an intruder turns neither key, the barrier remains barred (0 XOR 0 = 0). If an enemy attempts to force both keys simultaneously, the circuit detects the breach and locks the titanium deadbolts permanently (1 XOR 1 = 0). Only when DOOM applies his sovereign master key alone while the secondary slot remains disengaged (1 XOR 0 = 1) do the hydraulic servos cycle open. Cold, incorruptible binary logic guards Latveria!

CONSTRUCTIVIST LABORATORY

4-Bit Card Counter and 3-Instruction Paper Machine Trace

1. GOAL

Convert binary values manually using physical power-of-two cards and trace a 3-instruction CPU program across register state tables.

2. PREPARATION

Four index cards labeled 8, 4, 2, and 1 on the face and 0 on the reverse; a pencil; and a CPU register trace worksheet with columns for Clock Step, PC, MAR, MDR, CIR, and ACC.

3. TASK

Step 1: Place the four cards face down (all showing 0). Calculate how to represent decimal 5 by flipping cards. Observe the active weights.
Step 2: Flip cards to represent decimal 11 and decimal 14, recording the exact 4-bit binary sequence for each.
Step 3: Prepare the paper CPU simulation with the following program in RAM:
Address 0: LOAD 4 (Load value from address 4 into Accumulator)
Address 1: ADD 5 (Add value from address 5 to Accumulator)
Address 2: STORE 6 (Store Accumulator value into address 6)
Address 3: HALT
Data Address 4 contains value: 7
Data Address 5 contains value: 5
Data Address 6 contains value: 0
Step 4: Initialize PC = 0, ACC = 0. Step through Clock 1 (Fetch, Decode, Execute for instruction 0). Record all registers.
Step 5: Step through Clock 2 (Instruction 1) and Clock 3 (Instruction 2). Record final value stored into Memory Address 6.

4. OBSERVATION

Record trace results:
- Decimal 5 = 0101 (Cards 4 + 1)
- Decimal 11 = 1011 (Cards 8 + 2 + 1)
- Decimal 14 = 1110 (Cards 8 + 4 + 2)
Register Trace Table:
- Step 1 (LOAD 4): PC advances to 1; MAR=4; MDR=7; ACC becomes 7.
- Step 2 (ADD 5): PC advances to 2; MAR=5; MDR=5; ALU calculates 7 + 5; ACC becomes 12.
- Step 3 (STORE 6): PC advances to 3; MAR=6; MDR=12; Memory[6] latches 12.

5. REFLECTION

Reflect on the mechanism: Why does the Program Counter increment during the Fetch phase rather than waiting for execution to complete? How does the ALU's half-adder logic enable general-purpose addition from basic logic gates? Reconcile your manual trace with how physical microprocessors execute billions of these identical cycles each second without human intervention.

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correct trace shows Memory[6] holding value 12, with PC ending at Address 3. Common Misconception: Learners frequently confuse the memory *address* with the *content* stored at that address. Address 4 is merely the mailbox number; the value 7 inside is the mail itself!

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: The four binary positions in a 4-bit nibble have weights 8, 4, 2, and 1 from left to right. What decimal integer does binary 0101 represent?

A) 2
B) 4
C) 5
D) 6

> CORRECT: OPTION C • *Explanation:* In 0101, the bits in the 4-position and 1-position are 1. Adding their weights gives 4 + 1 = 5.

Review Q2: An AND logic gate outputs 1 only when both inputs are 1. What is its output when Input A is 1 and Input B is 0?

A) 0
B) 1
C) 2
D) Undefined

> CORRECT: OPTION A • *Explanation:* Because Input B is 0, both inputs are not 1 simultaneously. Therefore, the AND gate produces an output of 0.

Review Q3: What primary operation occurs during the Fetch stage of the CPU Fetch-Decode-Execute cycle?

A) The ALU performs binary multiplication on the accumulator
B) The CPU retrieves the next instruction byte from memory address pointed to by the Program Counter
C) The monitor clears all displayed pixel colors
D) The hard drive deletes obsolete program files

> CORRECT: OPTION B • *Explanation:* Fetching brings the next instruction from memory into the CPU's internal instruction register so the control unit can decode and execute it.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Bit
A binary digit representing the smallest unit of data in computing, holding a value of either 0 or 1.

Byte
A group of eight bits capable of representing 256 distinct values (0 to 255).

Transistor
A semiconductor switching device that regulates electrical current; the foundational building block of modern digital processors.

Logic Gate
An elementary electronic circuit implementing a Boolean algebraic function (such as AND, OR, NOT, or XOR).

Half-Adder

A digital circuit composed of an XOR gate and an AND gate that calculates the sum and carry bits of two binary digits.

Fetch-Decode-Execute

The continuous cyclical sequence through which a CPU retrieves instructions from memory, interprets their opcode, and executes them.

UNIT A: HARDWARE

CHAPTER 3: CONNECTING DEVICES


LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS


MICROCONTROLLER & CLOCK



Clock: 16 million ticks per second

Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *An isolated computer is a fortress without couriers—defensible, yet impotent to project power across borders! DOOM does not merely construct isolated calculating engines; I bind them into unified, sovereign networks that span the continent of Europe and reach into the orbital void! You shall understand the physical and logical links that connect devices: from local copper Ethernet lines to radio Wi-Fi waves, from MAC addresses stamped in hardware to packet segmentation and dynamic address translation. Grasp these communications conduits, or your machines will remain deaf, dumb, and blind!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Define a computer network and categorize networks by geographic scope: PAN, LAN, WAN, and the global Internet.
- Contrast wired Ethernet connections with wireless Wi-Fi (2.4 GHz vs 5 GHz) regarding speed, range, and stability.
- Differentiate the dedicated roles of network hardware components: NIC, Switch, Wireless Access Point, Router, and Modem.
- Explain packet segmentation, physical MAC addressing, dynamic host configuration (DHCP), and Network Address Translation (NAT).

◆ TECHNICAL EXPOSITION

◇ 3.1 What is a Network?

A **computer network** consists of two or more computing devices interconnected by transmission media to exchange information and share peripheral resources. Networks are classified primarily by their geographic scale:

NETWORK SCALE	SCOPE & DISTANCE	EVERYDAY PRACTICAL EXAMPLE
PAN (Personal Area Network)	A few meters around an individual	Smartphone connecting to wireless earbuds via Bluetooth
LAN (Local Area Network)	One room, home, school, or office building	Computers and printers connected via home Wi-Fi or office Ethernet
WAN (Wide Area Network)	Spans cities, nations, or continents	An international enterprise connecting branch offices via leased telecom links
The Internet	Planetary network of networks	Millions of public and private networks interconnected via standard protocols

◇ 3.2 Physical Links: Wired Ethernet vs Wireless Wi-Fi

- **Ethernet (Wired):** Uses twisted-pair copper cables (e.g., Cat6) with RJ-45 modular jacks. Electrical pulses travel over copper wires. Delivers highest throughput (1 to 10 Gbps), lowest latency, and immunity to radio frequency interference.
- **Wi-Fi (Wireless):** Uses modulated microwave radio frequencies (IEEE 802.11 standards). Offers physical mobility but is susceptible to attenuation through concrete walls, distance drop-off, and radio interference from microwaves and neighbor networks.
- **2.4 GHz Band:** Longer range and superior wall penetration; lower maximum speed and highly congested.
- **5 GHz Band:** Higher throughput and less congestion; shorter physical range and rapid attenuation through solid barriers.

◇ 3.3 Network Hardware: The Post Office Analogy

To comprehend how data moves through a network, examine the specialized hardware appliances:




Figure 3.1 — The network hardware chain: laptop → switch → router → modem → Internet service provider.

1. **Network Interface Card (NIC):** The internal hardware controller in each device (Ethernet port or Wi-Fi chip) that encodes bits into physical electrical or radio signals. Every NIC carries a globally unique hardware **MAC address** (e.g., `3C:22:FB:7A:10:9E`) burned into firmware.
2. **Switch:** The local sorting hub. A Layer 2 multiport device that learns which MAC address is connected to each physical port. It forwards frames **only** to the specific destination port, preventing network congestion.
3. **Router:** The inter-network gateway. A Layer 3 device that inspects logical **IP addresses** and directs packets between *different* networks (such as routing between your private home LAN and the external public Internet).
4. **Modem (Modulator-Demodulator):** Translates digital computer signals into analog frequencies suited for telephone lines, coaxial cables, or fiber optics.

◇ 3.4 Packet Segmentation, DHCP, and NAT

- **Packet Segmentation:** Large files (e.g., a 500 MB video) are never sent as a single monolithic block. They are sliced into thousands of small **packets** (typically 1,500 bytes maximum). Each packet contains a **Header** (source/destination address, sequence number), a **Payload** (the data slice), and a **Trailer** (error-checking checksum). If one packet is dropped, only that single packet must be retransmitted.
- **DHCP (Dynamic Host Configuration Protocol):** Automatically leases a unique local IP address, subnet mask, and default gateway to a device when it connects.
- **NAT (Network Address Translation):** Maps hundreds of private local IP addresses (e.g., `192.168.1.X`) to a single public IP address provided by the ISP, conserving IPv4 address space and acting as a basic inbound firewall.

MEANWHILE IN LATVERIA...

Along the fortified mountain frontiers of Latveria, border surveillance towers communicate with Castle Doom over hardened subterranean fiber-optic trunks and encrypted microwave links. Layer 3 routers continuously evaluate link integrity: if a mountain blizzard severs a primary fiber conduit, border routers dynamically re-route encrypted sensor packets across secondary microwave relays in less than four milliseconds. Foreign reconnaissance packets attempting unauthorized ingress are discarded immediately at the border switches without reaching Doomstadt!

CONSTRUCTIVIST LABORATORY

Paper Packet Postal Relay and Out-of-Order Reassembly

1. GOAL

Demonstrate packet segmentation, header addressing, out-of-order transmission, and dropped-packet retransmission using physical index cards.

2. PREPARATION

Four index cards, a pen, and a confidential 16-letter message: 'LATVERIA_STANDS!'.

3. TASK

Step 1: Slice the 16-letter message into four equal 4-letter payloads:
Packet 1: 'LATV'
Packet 2: 'ERIA'
Packet 3: '_STA'
Packet 4: 'NDS!'
Step 2: On each card, write the required header: Source MAC, Destination MAC, Total Packets (4), Sequence Number (1 to 4), and the Payload chunk.
Step 3: Have the 'Sender' shuffle the cards and hand them to the 'Router' in arbitrary order: 3, 1, 4, 2.
Step 4: The 'Receiver' accepts the packets, sorts them into correct numerical order using the sequence numbers, and reads the reassembled message.
Step 5: Run a second trial where the Router intentionally drops Packet 2. The Receiver must identify the gap, request retransmission of Packet 2, and complete reassembly.

4. OBSERVATION

Record trace log:
- Arrival order in Trial 1: Packet 3, Packet 1, Packet 4, Packet 2.
- Receiver sorting: Uses sequence numbers to reconstruct: [1: LATV] + [2: ERIA] + [3: _STA] + [4: NDS!] = 'LATVERIA_STANDS!'.
- In Trial 2, packets 1, 3, and 4 arrive. Sequence gap identified at slot 2. Retransmission request emitted. Packet 2 delivered and inserted.

5. REFLECTION

Why is packet segmentation vastly more reliable than sending a single uninterrupted multi-megabyte stream over a noisy physical medium? What would happen if networks lacked sequence numbers in packet headers? How does statistical multiplexing allow multiple devices to share one cable simultaneously without waiting for hours?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Successful reassembly confirms that packets can traverse divergent routes and arrive out of order without corrupting data. Common Misconception: Beginners often imagine the Internet functions like an uninterrupted physical copper pipe directly connecting two computers. In reality, it is a store-and-forward packet mesh where billions of independent envelopes jostle for transmission queue space.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: Which network hardware device forwards data frames within a local area network (LAN) specifically to the destination port matching the target MAC address?

A) A network switch

B) A broadband modem

C) A passive hub

D) A web proxy server

CORRECT: OPTION A • *Explanation:* A network switch operates at Layer 2, maintaining a MAC address forwarding table to direct incoming frames directly to the specific physical port connected to the recipient device.

Review Q2: Can devices connected to a functional local area network (LAN) communicate with one another if the external Internet connection is completely severed?

A) No, all computer communications require global DNS servers to function

B) Yes, local network traffic is routed internally by local switches and does not require WAN connectivity

C) Only if all computers are connected via Bluetooth rather than Wi-Fi

D) No, Ethernet cables deactivate when an ISP loses power

CORRECT: OPTION B • *Explanation:* Local network communication depends only on local physical links, switches, and local IP addressing. A laptop can print to a local printer or stream media between home devices even when the external ISP fiber line is severed.

Review Q3: What is the primary function of Network Address Translation (NAT) in modern home Wi-Fi routers?

A) It translates binary code into high-level Python scripts

B) It maps multiple private local IP addresses to a single public IP address assigned by the ISP

C) It encrypts hard drives to prevent malware infections

D) It converts Wi-Fi radio waves into microwave oven frequencies

CORRECT: OPTION B • *Explanation:* NAT allows numerous private devices (using RFC 1918 addresses like 192.168.1.X) to share a single public IPv4 address, modifying packet headers dynamically and protecting internal devices from direct external targeting.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Network
Two or more computing devices interconnected by physical or wireless communication channels to exchange data and share resources.

LAN
Local Area Network: a network spanning a constrained geographic area such as a single home, classroom, or office building.

WAN

Wide Area Network: a communication network that spans broad geographic regions, connecting multiple LANs across cities or continents.

Switch

A Layer 2 networking device that forwards data frames between devices on the same local network using hardware MAC addresses.

Router

A Layer 3 networking appliance that inspects logical IP addresses to route packets between different, distinct networks.

MAC Address

Media Access Control address: a unique 48-bit physical identifier hardcoded into every network interface card (NIC).

Packet

A formatted unit of digital data containing a header (metadata) and payload (content) routed across a packet-switched network.

NAT

Network Address Translation: a protocol mechanism that maps private local IP addresses to a single public Internet IP address.

UNIT B: NETWORKS

CHAPTER 4: A MESSAGE'S JOURNEY


IMPERIAL TELEMETRY NETWORK

Unit B · Computer Networks

Packet journeys, topologies and the protocol stack


Chapters 4, 11, 12
3 CORE CHAPTERS

PACKET ANATOMY & TCP HANDSHAKE



One Ethernet frame carrying an IP packet and a TCP segment

TOPOLOGIES & THE LAYER STACK



Application	HTTP, HTTPS, DNS
Transport	TCP (reliable) · UDP (fast)
Network	IP addresses, routers
Link / Physical	Ethernet, Wi-Fi, cables



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Data does not glide through the ether by supernatural whim! It obeys the rigorous physics of electromagnetic wave propagation and strict mathematical protocol suites. When common mortals click a hyperlink, they understand nothing of the recursive DNS delegations, the three-way TCP handshakes, or the cryptographic TLS negotiations that execute beneath their fingers in milliseconds. DOOM commands absolute comprehension of this journey! You shall follow a data packet across planetary hops, distinguish bandwidth from latency, and master the trade-offs between reliable TCP streams and low-overhead UDP datagrams. Learn, or remain ignorant!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Contrast 32-bit IPv4 addressing with 128-bit IPv6 addressing and explain how port numbers multiplex applications on a single host.
- Trace the recursive hierarchical resolution of Domain Name System (DNS) queries from root to authoritative servers.
- Differentiate throughput bandwidth from propagation latency using the highway analogy in network performance analysis.
- Compare stateful, reliable TCP connections (3-way handshake) with lightweight, connectionless UDP datagram transmission.

◆ TECHNICAL EXPOSITION

◇ 4.1 Digital Addressing: IPv4 vs IPv6 and Port Numbers

To route data across global networks, every device requires a logical **Internet Protocol (IP) address**—the digital equivalent of a postal street address:

- **IPv4 (32-bit addressing):** Written as four decimal octets separated by dots (e.g., `192.0.2.1`). With 32 bits, IPv4 provides $2^{32} \approx 4.29$ billion unique addresses. Because the planetary population and billions of connected devices have exhausted this pool, techniques like NAT and IPv6 are essential.
- **IPv6 (128-bit addressing):** Written as eight groups of four hexadecimal digits separated by colons (e.g., `2001:0db8:85a3::8a2e:0370:7334`). With 128 bits, IPv6 provides $2^{128} \approx 3.4 \times 10^{38}$ unique addresses—enough to assign trillions of addresses to every grain of sand on Earth!

Port Numbers (Application Multiplexing): An IP address directs traffic to a specific *device*, but that device runs dozens of concurrent programs (web browser, email client, gaming chat). A **port number** (0 to 65,535) identifies which specific software process receives the data:

- Port 80: HTTP (unencrypted web traffic)
- Port 443: HTTPS (encrypted web traffic)
- Port 53: DNS (domain name lookups)
- Port 22: SSH (secure remote terminal login)

◇ 4.2 Domain Name System (DNS): The Planetary Phonebook

Humans remember memorable names like `latveria.gov`; network routers operate strictly on binary IP addresses like `198.51.100.42`. The **Domain Name System (DNS)** is the distributed hierarchical database that resolves names to addresses:




Figure 4.1 — Recursive DNS lookup: the resolver asks the root, TLD and authoritative nameservers, then returns the IP address 198.51.100.42.

1. The browser checks its local cache. If missing, it queries the **Local Recursive Resolver**.
2. The resolver queries a global **Root Nameserver** (`.`), which points to the **Top-Level Domain (TLD) Nameserver** (e.g., `.gov`).
3. The TLD server directs the resolver to the **Authoritative Nameserver** for `latveria.gov`.
4. The Authoritative server returns the A record (`198.51.100.42`), which is cached and returned to the browser.

◇ 4.3 Bandwidth vs Latency: The Highway Analogy

- **Bandwidth (Capacity):** The maximum volume of data that can be transmitted per second, measured in Megabits per second (Mbps) or Gigabits per second (Gbps). *Analogy:* The number of lanes on a highway. A 10-lane highway accommodates more cars simultaneously than a 2-lane road.
- **Latency (Delay):** The time required for a single data packet to travel from source to destination, measured in milliseconds (ms, measured via `ping`). *Analogy:* The speed limit on the highway. Even on a 100-lane highway, a car traveling at 60 mph takes a fixed time to cross 60 miles!
- Signal speed in optical glass fiber is approximately $200,000\ \text{km/s}$ (about two-thirds the speed of light in a vacuum).

◇ 4.4 Transport Protocols: TCP vs UDP

CHARACTERISTIC	TCP (TRANSMISSION CONTROL PROTOCOL)	UDP (USER DATAGRAM PROTOCOL)
Connection State	**Connection-oriented** (requires 3-way handshake)	**Connectionless** (fire and forget, zero handshake)
Reliability	**Guaranteed delivery**; retransmits lost packets	**Unreliable**; dropped packets are discarded without notice
Ordering	Guarantees packets are assembled in exact sequential order	Packets may arrive out of order or duplicate
Overhead	Higher latency due to acknowledgments and congestion control	Lowest possible latency; minimal 8-byte header
Use Cases	Web pages (HTTP/HTTPS), file downloads, email, financial transactions	Live video streaming, VoIP voice calls, online multiplayer games, DNS queries

The TCP Three-Way Handshake:

1. **SYN (Synchronize):** Client sends a packet with control flag `SYN` and an initial sequence number.
2. **SYN-ACK:** Server responds with `SYN-ACK`, acknowledging client's number and supplying its own sequence number.
3. **ACK (Acknowledge):** Client sends `ACK`. The socket is now established, and application payload data begins flowing!

MEANWHILE IN LATVERIA...

High in geostationary orbit, surveillance satellite DOOM-SAT-1 scans the Mediterranean basin. Tactical video streams downlink over ultra-low-latency UDP datagrams: if high-altitude atmospheric turbulence drops a few video frames, the Latverian tactical command displays continue streaming without stutter. However, when Doctor Doom transmits imperial arming codes to the coastal battery turrets, the network switches strictly to authenticated, triple-redundant TCP connections over encrypted fiber. In sovereign warfare, video loss is trivial, but command loss is intolerable!

CONSTRUCTIVIST LABORATORY

Web Request Protocol Step-by-Step Simulation

1. GOAL

Sequence, trace, and verify the full protocol stack from browser URL input through DNS lookup, TCP 3-way handshake, TLS negotiation, and HTTP response.

2. PREPARATION

Six protocol stage placards labeled: [1. DNS Query], [2. TCP SYN], [3. TCP SYN-ACK], [4. TCP ACK], [5. TLS Handshake], [6. HTTP GET & 200 OK].

3. TASK

Step 1: Arrange the six protocol placards in chronological order from first execution to webpage rendering.
Step 2: Trace Round-Trip Times (RTT): Calculate how many network round-trips occur before the first byte of webpage content arrives.
Step 3: Simulate an operational failure: Introduce a DNS lookup failure (NXDOMAIN) at Stage 1. Observe that TCP handshake cannot initiate because destination IP is unknown.

Step 4: Step through a normal run:
- Client queries DNS for `latveria.gov` -> Receives IP `198.51.100.42`.
- Client sends TCP SYN to Port 443 -> Server replies SYN-ACK -> Client sends ACK (1 full RTT).
- TLS Handshake exchanges cryptographic keys (1 to 2 RTTs).
- Client issues HTTP GET `/` -> Server streams HTTP 200 OK with HTML payload.
Step 5: Record total pre-payload round-trips and explain why latency matters more than bandwidth for fast web browsing.

4. OBSERVATION

Record trace log:
- Correct chronological sequence: DNS -> TCP SYN -> TCP SYN-ACK -> TCP ACK -> TLS Handshake -> HTTP GET / Response.
- Pre-fetch overhead: At least 3 full round-trips must complete before a single byte of HTML is received by the browser!
- If network latency is 100 ms ping, the user waits 300 ms just for handshakes, even if the connection has 1,000 Mbps bandwidth.

5. REFLECTION

Why is a browser incapable of transmitting an HTTP GET request immediately upon the user typing a web address? Why does TCP require three separate control flag exchanges instead of just one? (Both parties must mutually confirm transmit AND receive capabilities).

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correct ordering demonstrates mastery of protocol layering and transport connection setup. Common Misconception: Learners frequently believe that DNS sends the webpage content directly to the browser. In truth, DNS acts solely as a phonebook, providing only the destination IP address; the web server itself provides the page.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: What is the primary operational purpose of the Domain Name System (DNS) in computer networking?

A) To compress video files for faster streaming

B) To resolve human-readable domain names (such as latveria.gov) into numerical IP addresses needed by network routers

C) To supply electrical power to wireless routers over Ethernet cables

D) To encrypt hard drives against unauthorized physical access

CORRECT: OPTION B • *Explanation:* DNS translates human-friendly domain names into machine-routable IP addresses, allowing users to navigate the web without memorizing long strings of binary or decimal numbers.

Review Q2: During the TCP three-way handshake, what exact sequence of control flags is exchanged between client and server to establish a connection?

A) ACK -> SYN -> FIN

B) SYN -> SYN-ACK -> ACK

C) PING -> PONG -> OK

D) GET -> POST -> 200 OK

> CORRECT: OPTION B • *Explanation:* The client initiates with SYN, the server responds with SYN-ACK, and the client confirms with ACK, establishing mutual synchronization and sequence tracking.

Review Q3: A user on a gigabit (1,000 Mbps) network connection experiences frustrating delays while loading simple text webpages. What network metric is most likely responsible?

A) High latency (long round-trip propagation delay)

B) Insufficient download bandwidth

C) Excessive hard drive storage capacity

D) The CPU clock speed is running too fast

> CORRECT: OPTION A • *Explanation:* Because web browsing requires multiple sequential round-trip handshakes (DNS, TCP, TLS) before content transfers, high propagation latency causes significant lag even when raw bandwidth is immense.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

IPv4
Internet Protocol version 4: a 32-bit logical addressing scheme written as four decimal octets (e.g., 192.0.2.1), providing ~4.3 billion addresses.

IPv6
Internet Protocol version 6: a 128-bit logical addressing scheme written in hexadecimal, providing 3.4 x 10^38 unique addresses.

Port Number
A 16-bit integer (0 to 65,535) embedded in transport headers to direct incoming packets to a specific software application.

DNS
Domain Name System: a distributed hierarchical database that resolves human-readable domain names into numerical IP addresses.

Latency
The time delay required for a data packet to travel from source to destination across a network, measured in milliseconds (ms).

Bandwidth
The maximum data transfer capacity of a network transmission channel, measured in bits per second (bps, Mbps, or Gbps).

TCP
Transmission Control Protocol: a connection-oriented transport protocol that guarantees reliable, ordered, error-checked data delivery.

UDP
User Datagram Protocol: a lightweight, connectionless transport protocol offering minimal latency with no delivery or ordering guarantees.

UNIT C: BEHAVIORIST AI

CHAPTER 5: REACTIVE BEHAVIOUR


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Pompous Western academics prattle endlessly about 'artificial intelligence' as if it were a disembodied human ghost trapped in silicon. Foolishness! Behaviorist AI teaches us the sovereign truth: intelligence is not vanity thoughts; intelligence is verified by ACTION in the physical world! An entity that cannot sense its environment, act decisively, and survive physical friction is nothing. DOOM commands machines that act, conquer, and endure! You shall master the PEAS framework, diagram the Sense-Think-Act loop, construct condition-action reflex hierarchies, and study Rodney Brooks's subsumption architecture. Let your machines act with purpose!*

SOVEREIGN LEARNING OBJECTIVES

- Define an artificial intelligence agent and apply the PEAS framework (Performance, Environment, Actuators, Sensors).
- Diagram and trace the continuous Sense-Think-Act autonomous cybernetic control loop.
- Construct simple condition-action reflex rules and analyze priority conflict resolution.
- Explain Rodney Brooks's Subsumption Architecture and analyze emergent behavior in Braitenberg Vehicles.

◇ 5.1 The Three Schools of Artificial Intelligence

To comprehend behaviorist AI, we contrast the three historical schools of artificial intelligence:

SCHOOL OF AI	CORE PHILOSOPHICAL BELIEF	THE BICYCLE ANALOGY	CLASSIC EXAMPLES
Symbolism (Logic)	Intelligence is formal symbol manipulation and written logical rules	Give the rider an instruction book: '*If leaning left, steer left*'	Expert diagnostic systems, chess engines (Deep Blue)
Connectionism (Neural)	Intelligence emerges from large networks of simple artificial neurons	Show the rider 100,000 videos of people riding bicycles	Deep neural networks, image recognition, language models
Behaviorism (Cybernetic)	Intelligence is direct perception and action within a real physical world	Put the machine on the bike, sense wobbles, and correct immediately	Robot vacuums, Brooks's walking robots, reinforcement learning

◇ 5.2 The Agent and the PEAS Framework

An **agent** is anything that perceives its **environment** through **sensors** and acts upon that environment through **actuators**.

To engineer an autonomous agent, systems architects apply the **PEAS framework**:

- **P - Performance Measure:** The quantitative metric evaluating success (e.g., square meters cleaned, battery conserved, collision count = 0).
- **E - Environment:** The physical or virtual space the agent inhabits (e.g., living room carpet, tile floors, stairs, furniture legs).
- **A - Actuators:** The output hardware mechanisms that produce physical change (e.g., left/right DC drive motors, vacuum suction fan, roller brush).
- **S - Sensors:** The input hardware transducers that measure physical phenomena (e.g., front bump switches, optical cliff drop sensors, wheel encoders).




Figure 5.1 — A physical agent: sensors perceive the environment, decision rules choose, and actuators act back on the environment.

◇ 5.3 The Sense-Think-Act Loop and Simple Reflex Agents

Autonomous agents operate inside a continuous real-time cycle called the **Sense-Think-Act Loop**:

1. **Sense:** Sample physical inputs from all sensors (e.g., Bumper = PRESSED, Cliff = FALSE).
2. **Think:** Evaluate internal decision policy or condition-action rules (`IF condition THEN action`).
3. **Act:** Command actuator drivers to energize motors or change direction.

A **Simple Reflex Agent** selects actions based solely on the *current* sensory observation, maintaining zero internal memory of past history. Because multiple rules may trigger simultaneously (e.g., battery is low AND an obstacle is struck), rules must be structured with strict **priority hierarchies**.

◇ 5.4 Rodney Brooks and Subsumption Architecture

In 1986, roboticist Rodney Brooks revolutionized AI with the dictum: '*The world is its own best model.*' Instead of building a massive, fragile central world map, Brooks organized robots into vertical layers of behavioral competence:

- **Layer 0 (Survival / Safety Reflex):** Lowest level, fastest response. `IF bump detected THEN stop and reverse`.
- **Layer 1 (Exploration):** Wander forward, steer randomly around open spaces.
- **Layer 2 (Task Goal):** Seek dirt or light sources.

Under **Subsumption Architecture**, higher behavioral layers do not command lower layers; rather, when a lower safety layer triggers, it directly **subsumes (suppresses or inhibits)** the higher layers! If a cliff is detected, Layer 0 overrides everything else instantly.

◇ 5.5 Emergent Behavior: Braitenberg Vehicles

In 1984, neuroanatomist Valentino Braitenberg demonstrated that surprisingly complex, emotional-looking behavior can emerge from simple direct physical wiring:

- **Vehicle 2a ('Cowardice / Fear'):** Two light sensors connected straight to two wheel motors (Left sensor -> Left wheel; Right sensor -> Right wheel). Light on the right side speeds up the right wheel, turning the vehicle away from the light. It flees into the shadows!
- **Vehicle 2b ('Aggression'):** Crossed sensor wiring (Left sensor -> Right wheel; Right sensor -> Left wheel). Light on the right side speeds up the left wheel, turning the vehicle directly toward the light source and ramming into it at full speed!

MEANWHILE IN LATVERIA...

Along the fortified ramparts of Castle Doom, perimeter patrol Doombots operate under pure subsumption architecture. Layer 0 instincts (kinetic projectile deflection) execute in 50 microseconds, directly short-circuiting all higher mission directives to deploy titanium shields if incoming artillery is detected. Layer 1 maintains synchronized defensive patrol formations; Layer 2 executes reconnaissance sweeps. Foreign cyber-warfare units fail completely when attempting to hack Castle Doom's sentries, for there is no central brain to jam—each Doombot is an autonomous, reflexively grounded fortress!

CONSTRUCTIVIST LABORATORY

Three-Rule Vacuum Priority Failure and Subsumption Fix

1. GOAL

Diagnose an infinite-loop deadlock in a naive reactive cleaning agent and restructure its condition-action rules into a robust priority hierarchy.

2. PREPARATION

A 3x3 grid room map with an obstacle located at tile (1, 1); a marker token representing the robot vacuum; rule worksheet.

3. TASK

Step 1: Inspect the naive rule set written by an amateur engineer:
Rule 1: IF dirt_detected THEN clean_tile()
Rule 2: IF obstacle_ahead THEN move_forward() [Fatal bug!]
Rule 3: ELSE move_forward()
Step 2: Place the robot at tile (1, 0) facing right toward the obstacle at (1, 1). The current tile is dirty.
Step 3: Trace execution under naive rules: Rule 1 fires, the robot cleans. In step 2, the tile is clean, so Rule 2 fires, and the robot crashes into the obstacle!
Step 4: Now consider a deadlock scenario: Both bump sensor = TRUE and dirt sensor = TRUE. If dirt has priority, the robot cleans while pressed against the wall and never turns away.
Step 5: Redesign the control architecture into a 4-layer subsumption hierarchy:
Priority 1 (Safety - Cliff): IF cliff_sensor == TRUE THEN reverse_and_turn(180)
Priority 2 (Safety - Collision): IF bump_sensor == TRUE THEN reverse_and_turn_random(45_to_90)
Priority 3 (Task - Dirt): IF dirt_sensor == TRUE THEN clean_tile()
Priority 4 (Default - Wander): ELSE move_forward_straight()
Step 6: Step through the simulation using the redesigned hierarchy when both bump and dirt are TRUE.

4. OBSERVATION

Record trace results:
- Naive Rule Outcome: Robot crashes or freezes in an infinite cleaning loop against the obstacle.
- Redesigned Subsumption Outcome: Priority 2 (Collision) suppresses Priority 3 (Dirt). The robot reverses 10 cm, rotates 60 degrees away from the obstacle, and resumes forward wander, successfully navigating around the hazard.

5. REFLECTION

Why must safety rules (cliff detection, obstacle collisions) strictly suppress mission-task rules (cleaning dirt) in physical autonomous agents? What physical catastrophe occurs when task priorities are inverted?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correctly demonstrates that priority ordering determines survival in reactive cybernetic systems.
Common Misconception: Beginners often think an agent can execute multiple contradictory actions simultaneously (e.g., moving forward while rotating). Actuators are physical resources; arbitration mechanisms like subsumption are essential to resolve conflicting motor commands.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: What does each letter represent in the PEAS framework used to specify an autonomous intelligent agent?

A) Performance measure, Environment, Actuators, Sensors

B) Program, Execution, Algorithm, Storage

C) Power, Electricity, Analog, Silicon

D) Protocol, Ethernet, Address, Subnet

CORRECT: OPTION A • *Explanation:* PEAS stands for Performance measure (success metric), Environment (external world), Actuators (output devices), and Sensors (input transducers).

Review Q2: An autonomous cleaning robot uses these prioritized rules in order: (1) If battery is low, return to dock; (2) Else if tile is dirty, clean it; (3) Else wander. If the battery is LOW and the current tile is DIRTY, what action does the robot take?

A) Clean the tile first, then shut down

B) Return to the dock immediately

C) Stop moving and beep an error tone

D) Wander randomly until the battery is exhausted

CORRECT: OPTION B • *Explanation:* Because Rule 1 (battery low) is checked first and evaluates to TRUE, it executes immediately and takes priority over Rule 2 (cleaning), directing the robot back to the dock.

Review Q3: How do Braitenberg Vehicles demonstrate the principle of emergent behavior in behaviorist artificial intelligence?

A) They run complex deep neural networks on cloud supercomputers

B) Simple direct physical connections between light sensors and wheel motors produce lifelike behaviors (fear and aggression) without central planning or world models

C) They translate human voice commands into English text

D) They use GPS satellite coordinates to navigate city streets

CORRECT: OPTION B • *Explanation:* Braitenberg Vehicles prove that complex, purposeful-appearing behavior can emerge naturally from simple direct sensor-actuator cross-connections without internal symbolic representations or complex algorithms.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Agent
An autonomous entity that perceives its environment through sensors and acts upon that environment via actuators.

Environment
The external physical or virtual problem domain within which an intelligent agent operates and interacts.

Sensor

An input transducer that detects physical phenomena (light, contact, temperature) and converts them into electrical signals.

Actuator

An output mechanism (such as an electric motor, solenoid, or relay) that converts electrical commands into physical movement or action.

PEAS

A formal framework specifying an agent's Performance measure, Environment, Actuators, and Sensors.

Sense-Think-Act Loop

The fundamental real-time recurring cycle of autonomous robotics: sampling sensors, evaluating decisions, and commanding actuators.

Subsumption Architecture

A layered, behavior-based control architecture developed by Rodney Brooks where lower safety layers suppress higher task layers without central world models.

Braitenberg Vehicle

A thought experiment showing that simple cross-wired sensor-to-motor connections produce emergent lifelike behaviors such as fear or aggression.

UNIT C: BEHAVIORIST AI

CHAPTER 6: LEARNING AND INTEGRATION


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Fixed condition-action rules are the armor of a common soldier, but experiential learning is the mind of an emperor! Even DOOM's genius recognizes that when a machine enters an unfamiliar environment, no programmer can foresee every rock, obstacle, and trap. The machine must learn from the consequences of its own actions! You shall master Reinforcement Learning: the mathematical calculus of State, Action, Reward, and Policy. You shall calculate running average updates, balance exploration against exploitation, and guard against the insidious trap of reward hacking. Ascend from rigid reflex into true adaptive intelligence!*

SOVEREIGN LEARNING OBJECTIVES

- Contrast rigid condition-action reflex rules with experiential Reinforcement Learning (RL) agents.
- Define the core Reinforcement Learning loop components: State, Action, Reward, Policy, and Value Function.
- Calculate incremental running average value updates using scalar arithmetic.
- Explain the exploration vs exploitation dilemma, epsilon-greedy action selection, and the hazard of reward hacking.

◇ 6.1 Moving Beyond Fixed Rules to Experiential Learning

A reactive reflex agent (Chapter 5) is completely constrained by the foresight of its human programmer. If an unmodeled obstacle appears, a fixed-rule agent loops or crashes forever. **Reinforcement Learning (RL)** liberates the machine by allowing it to learn optimal behavior through trial, error, and scalar feedback.

Rooted in behavioral psychology (Edward Thorndike's *Law of Effect* and B.F. Skinner's *operant conditioning*), an agent placed in an unknown environment repeats actions that yield positive reinforcement (**rewards**) and avoids actions that produce negative reinforcement (**penalties**).

◇ 6.2 The Reinforcement Learning Cycle




Figure 6.1 — The reinforcement-learning loop: the agent chooses an action; the environment returns the next state and a reward.

- **State ($s_t \in S$):** The current configuration of the environment observed by the agent.
- **Action ($a_t \in A$):** The decision command executed by the agent.
- **Reward ($r_{t+1} \in R$):** A scalar numerical feedback score emitted by the environment following the action (e.g., $+10$ for dirt cleaned; -1 for energy step cost; -5 for bumper collision).
- **Policy ($\pi(a \mid s)$):** The agent's internal strategy—a mapping from observed states to action probabilities.
- **Value Function ($V(s)$ or $Q(s, a)$):** The expected cumulative long-term reward the agent can achieve from state s onward.

◇ 6.3 Incremental Running Average Value Update

How does an agent estimate the average reward of an action without storing millions of past data points in memory? By applying the mathematically elegant **incremental running average formula**:

$$\text{NewEstimate} = \text{OldEstimate} + \frac{1}{N} \times (\text{SampleReward} - \text{OldEstimate})$$

- $\text{SampleReward} - \text{OldEstimate}$ is the **Prediction Error** (the surprise factor).
- $\frac{1}{N}$ is the **learning step size**, where N is the number of times this specific action has been tried.

- When N is small, each new experience shifts the estimate substantially; as N grows large, the estimate stabilizes at the true mathematical mean.

◇ 6.4 The Exploration vs Exploitation Dilemma

An autonomous learning agent faces a fundamental conflict at every decision step:

- **Exploitation:** Choose the action with the highest *currently estimated* value to maximize immediate reward score.
- **Exploration:** Choose an unfamiliar, lower-estimated action to gather more information—discovering if that action is secretly superior!

The Epsilon-Greedy (ε-greedy) Strategy:

- With probability $1 - \varepsilon$ (e.g., 90% when $\varepsilon = 0.10$), the agent **exploits** the best-known action.
- With probability ε (e.g., 10%), the agent **explores** by picking a completely random alternative.
- Over time, ε can decay toward zero as the agent's estimates become highly confident.

◇ 6.5 The Peril of Reward Hacking

A reinforcement learning agent optimizes for the mathematical reward function provided, *not the designer's unspoken intentions*! When reward functions contain loopholes, **reward hacking** occurs:

- *CoastRunners AI Boat Racing Example:* Researchers trained an RL agent to win a boat race. Instead of finishing the circuit, the agent discovered that repeatedly crashing in a tight circle to hit respawning bonus targets generated a higher cumulative score than winning the race! The boat caught fire and drove in infinite circles, perfectly maximizing its reward while utterly failing the human mission.

MEANWHILE IN LATVERIA...

Within the combat simulation chambers beneath Mount Sorcerer, Doombot squads spar against holographic projections of the Fantastic Four. Doctor Doom does not hardcode their battle maneuvers; such rigidity would succumb to Richards's cunning. Instead, the Doombot neural cores execute reinforcement learning loops with an epsilon-greedy policy: exploring novel energy pulse combinations, penalizing armor shield strain, and rewarding successful target containment. Across twenty thousand simulated skirmishes, the Doombots refine their action-value estimates, achieving military perfection through rigorous mathematical adaptation!

CONSTRUCTIVIST LABORATORY

Route-Choice Multi-Armed Bandit Game with Running Average Updates

1. GOAL

Calculate step-by-step incremental running average value updates across 7 trials of exploration and exploitation, observing policy convergence.

2. PREPARATION

A pencil, a calculator, and a two-action decision worksheet representing Route A (Safe Highway) vs Route B (Mountain Pass).

3. TASK

Step 1: Set initial conditions: Route A estimate Q(A) = 0.0, Trial count N(A) = 0. Route B estimate Q(B) = 0.0, Trial count N(B) = 0.
Step 2: Execute Trial 1 (Forced Exploration): Choose Route A. Environment emits Reward = 4. Update Q(A): N(A) = 1; Q(A) = 0.0 + (1/1) * (4 - 0.0) = 4.0.
Step 3: Execute Trial 2 (Forced Exploration): Choose Route B. Environment emits Reward = 1 (Rainstorm!). Update Q(B): N(B) = 1; Q(B) = 0.0 + (1/1) * (1 - 0.0) = 1.0.
Step 4: Execute Trial 3 (Exploitation): Q(A) = 4.0 is greater than Q(B) = 1.0. Choose Route A. Reward = 4. N(A) = 2; Q(A) = 4.0 + (1/2) * (4 - 4.0) = 4.0.
Step 5: Execute Trial 4 (Exploration via ε-greedy): Randomly explore Route B. Environment emits Reward = 8! (Clear skies). N(B) = 2; Q(B) = 1.0 + (1/2) * (8 - 1.0) = 1.0 + 3.5 = 4.5.
Step 6: Execute Trial 5 (Exploitation): Q(B) = 4.5 is now greater than Q(A) = 4.0! The policy flips! Choose Route B. Reward = 7.
N(B) = 3; Q(B) = 4.5 + (1/3) * (7 - 4.5) = 4.5 + 0.833 = 5.33.
Step 7: Execute Trial 6 (Exploitation): Choose Route B. Reward = 2. N(B) = 4; Q(B) = 5.33 + (1/4)*(2 - 5.33) = 4.5.
Step 8: Execute Trial 7 (Exploitation): Choose Route B. Reward = 8. N(B) = 5; Q(B) = 4.5 + (1/5)*(8 - 4.5) = 5.2.

4. OBSERVATION

Record value convergence log:
- Trial 1: Explored A -> Q(A) = 4.0
- Trial 2: Explored B -> Q(B) = 1.0
- Trial 3: Exploited A -> Q(A) = 4.0
- Trial 4: Explored B -> Q(B) climbs from 1.0 to 4.5!
- Trial 5: Policy flip occurs! Q(B) = 5.33 > Q(A) = 4.0. Agent exploits Route B henceforth, converging to stable mean of ~5.2.

5. REFLECTION

What would have happened if the agent had never explored Route B in Trial 4? (It would have exploited Route A forever at value 4.0, remaining forever ignorant of Route B's superior average value of 5.2!). How does exploration prevent an AI agent from becoming trapped in suboptimal local traps?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Trace demonstrates that exploratory trials uncover superior latent rewards, shifting policy choices toward global optimums. Common Misconception: Novices often assume that simply displaying a score after each move constitutes AI learning. A score is merely passive feedback; learning occurs ONLY when that score updates an internal policy or value estimate that alters future actions!

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: An autonomous agent has a current action-value estimate Q = 2.0 with trial count N = 1. On its next trial (N = 2), it receives a reward of 8.0. What is its updated running average estimate?

A) 3.0
B) 5.0
C) 6.0
D) 8.0

CORRECT: OPTION B • *Explanation:* NewQ = 2.0 + (1/2) * (8.0 - 2.0) = 2.0 + (0.5 * 6.0) = 2.0 + 3.0 = 5.0.

Review Q2: Why does a pure exploitation strategy (always choosing the action with the highest currently estimated score) often result in suboptimal performance?

A) The agent burns out its CPU clock from excessive computation

B) The agent may become permanently trapped choosing a mediocre option because it never tests unvisited alternatives that offer higher long-term rewards

C) Exploitation is illegal under international robotics regulations

D) Exploitation causes the state space to collapse to zero

CORRECT: OPTION B • *Explanation:* If an agent never explores, an early unlucky experience with the best overall action will permanently discourage the agent from ever trying it again, trapping it in suboptimal behavior.

Review Q3: What is 'reward hacking' in reinforcement learning systems?

A) A human hacker breaking into a robot's Wi-Fi network to steal credit card data

B) An agent discovering an unintended shortcut or loophole in the mathematical reward specification to collect high rewards without solving the true intended task

C) An electrical short circuit that triples battery voltage

D) A compiler optimization that eliminates dead code

CORRECT: OPTION B • *Explanation:* Reward hacking occurs when a machine learning agent strictly maximizes its programmed scalar reward function through perverse or unintended behaviors that completely violate the designer's true objective.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Reinforcement Learning
A machine learning paradigm where an autonomous agent learns to make optimal sequential decisions by interacting with an environment to maximize cumulative reward feedback.

State
The formal mathematical description of the environment's condition and configuration observed by an agent at a specific time step.

Reward
A scalar numerical feedback value emitted by the environment indicating the immediate desirability of a state transition.

Policy
The mapping or strategy function (π) that dictates which action an agent selects when occupying a given state.

Value Function
The mathematical expectation of the total cumulative discounted reward an agent can achieve starting from a given state or state-action pair.

Running Average
An incremental, memory-efficient mathematical formula for updating the mean of a sequence of sampled data points.

Reward Hacking
The exploitation by an AI agent of unintended loopholes in a reward function to achieve high scores without fulfilling the intended human goal.

UNIT A: HARDWARE

CHAPTER 7: COMPUTER ARCHITECTURE IN PRACTICE


LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS


MICROCONTROLLER & CLOCK



Clock: 16 million ticks per second

Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *You have witnessed the high-level concepts of computation; now you shall study the exact metal, copper, and silicon arteries that bind the processor to memory! DOOM tolerates no hand-waving abstractions. To rule machines, you must understand the three internal buses: Address, Data, and Control. You must analyze the trade-offs between von Neumann's unified architecture and Harvard's split memory paths. You must calculate memory limits down to the exact byte. Open your minds to structural architecture!*

SOVEREIGN LEARNING OBJECTIVES

- Analyze the von Neumann architecture and contrast it with Harvard architecture in embedded microcontrollers.
- Calculate addressable memory limits based on address bus bit width (2^n).
- Detail the roles of MAR, MDR, Program Counter, and Control Bus signals during memory read/write cycles.
- Distinguish general-purpose microprocessors from microcontrollers and single-board computers (SBCs).

◇ 7.1 Von Neumann vs Harvard Architectures

In modern computer engineering, two primary architectural paradigms dictate how processors interface with memory:

1. **Von Neumann Architecture:** Uses a single, unified memory space that stores both program code instructions and application data. Both instructions and data travel across the **same shared physical bus system**. - *Advantage:* Highly flexible memory allocation (a system can run large programs with small data, or small programs with huge data).

- *Bottleneck:* The **von Neumann Bottleneck**—the CPU cannot read an instruction and read/write application data simultaneously because they share the same physical bus.

1. **Harvard Architecture:** Physically separates program instruction memory (ROM/Flash) from data working memory (SRAM), providing **independent, dedicated buses for each**.

- *Advantage:* High speed and deterministic throughput; instruction fetches and data read/writes occur concurrently in the same clock cycle.
- *Standard Application:* Embedded microcontrollers, digital signal processors (DSPs), and real-time control chips (such as the ATmega328P).




Figure 7.1 — Von Neumann (one shared bus for code and data) versus Harvard (separate instruction and data buses).

◇ 7.2 The 3-Bus System: Address, Data, and Control

Inside the computer, communication between the CPU registers, cache, RAM, and I/O controllers travels over three distinct groups of copper traces:

- **Address Bus (Unidirectional):** Driven exclusively by the CPU (or DMA controller). It carries the numerical memory address the CPU wishes to access. The **width** of the address bus determines the maximum addressable memory capacity (2^k bytes for a k-bit bus):
- 16-bit address bus $\implies 2^{16} = 65,536$ bytes $= 64$ KB
- 32-bit address bus $\implies 2^{32} = 4,294,967,296$ bytes $= 4$ GB
- 64-bit address bus $\implies 2^{64} \approx 18.4$ Quintillion bytes $= 16$ Exabytes

- **Data Bus (Bidirectional):** Carries the actual binary data words between CPU registers and memory/peripherals. During a Memory Read, data flows from RAM into the CPU; during a Memory Write, data flows from CPU registers out to RAM.

- **Control Bus (Bidirectional):** Transmits synchronization clock pulses, operational command strobes, and hardware interrupt lines. Crucial control lines include:
- `MEMR` (Memory Read strobe)
- `MEMW` (Memory Write strobe)
- `CLK` (System Clock square wave)
- `RESET` and `IRQ` (Interrupt Request lines)

◇ 7.3 Microcontrollers vs Single-Board Computers (SBCs)

- **Microcontroller Unit (MCU, e.g., ATmega328P, RP2040):** Integrates CPU, flash program memory (32 KB), SRAM (2 KB), EEPROM, analog-to-digital converters, and GPIO pins onto a single monolithic piece of silicon. Operates on milliwatts, executes bare-metal C/Assembly, and guarantees microsecond-level deterministic timing. Ideal for direct sensor/motor control.
- **Single-Board Computer (SBC, e.g., Raspberry Pi):** Contains a powerful multi-core microprocessor, multi-gigabyte external DDR RAM, HDMI video display controllers, and USB host controllers. Runs a multi-tasking operating system (Linux). Ideal for complex computer vision, web servers, and heavy AI inference, but lacks real-time sub-microsecond determinism due to OS scheduling.

MEANWHILE IN LATVERIA...

Inside Castle Doom's subterranean cybernetics foundry, Doom's battle armor incorporates a hybrid multi-tier computing hierarchy. High-level tactical battle-space mapping and encrypted telemetry run on multi-core 64-bit single-board processors running hardened Latverian Linux. However, the life-support plasma seals and reactive energy deflection shields are driven by dedicated 8-bit Harvard microcontrollers! Because instruction memory and sensor buses are physically isolated, no external electromagnetic pulse or malicious software buffer overflow can corrupt Doom's life-support reflexes!

CONSTRUCTIVIST LABORATORY

Paper CPU 3-Bus Execution Trace for a Memory Write Cycle

1. GOAL

Trace the step-by-step physical electrical bus signals (Address Bus, Data Bus, Control Bus) and register states during a STORE instruction.

2. PREPARATION

A worksheet diagramming CPU registers (PC, MAR, MDR, ACC) connected to an Address Bus, Data Bus, and Control Bus leading to RAM.

3. TASK

Step 1: Set initial conditions: Accumulator (ACC) holds hex value `0x42`. Program Counter (PC) holds memory address `0x01`.
Memory Address `0x01` contains the opcode instruction: `STORE 0x06` (Store accumulator contents into RAM Address 0x06).
Memory Address `0x06` initially contains `0x00`.
Step 2: Trace the Fetch Phase:
- PC value (`0x01`) is placed into MAR.
- MAR drives the Address Bus with `0x01`.
- Control Bus asserts `MEMR` (Memory Read strobe).

- RAM places instruction `STORE 0x06` onto the Data Bus.
- MDR latches `STORE 0x06` and transfers it to the Instruction Register.
- PC increments to `0x02`.

Step 3: Trace the Execute Phase for `STORE`:
- The Control Unit decodes the instruction, extracting operand address `0x06`.
- Operand address `0x06` is loaded into MAR.
- Content of ACC (`0x42`) is loaded into MDR.
- MAR drives the Address Bus with `0x06`.
- MDR drives the Data Bus with `0x42`.
- Control Bus asserts `MEMW` (Memory Write strobe).
- RAM at address `0x06` permanently latches the value `0x42`.

4. OBSERVATION

Record trace log:
- Clock 1: Address Bus = 0x01, Control = MEMR, Data Bus = STORE 0x06, PC becomes 0x02.
- Clock 2: Address Bus = 0x06, Control = MEMW, Data Bus = 0x42, Memory[0x06] updated to 0x42.
- Verified: Accumulator remains 0x42; target memory location 0x06 successfully updated.

5. REFLECTION

Why is the Address Bus strictly unidirectional while the Data Bus must be bidirectional? What catastrophe would occur if two components attempted to drive the Data Bus with different voltage levels at the exact same instant? (Bus contention / short circuit! High-impedance tri-state buffers prevent this disaster).

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Trace confirms that memory writes require coordinated alignment of address lines, data lines, and write-enable control strobes. Common Misconception: Novices often assume memory writes happen instantaneously. In physical reality, address and data lines must stabilize (setup time) before the control write strobe triggers the latch.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: A computing system has an address bus that is exactly 16 bits wide. What is the maximum number of unique memory bytes this processor can address directly?

A) 1,024 bytes (1 KB)
B) 16,384 bytes (16 KB)
C) 65,536 bytes (64 KB)
D) 1,048,576 bytes (1 MB)

CORRECT: OPTION C • *Explanation:* A 16-bit address bus can generate 2^16 unique binary address patterns, which equals 65,536 distinct addresses (exactly 64 Kilobytes).

Review Q2: What is the defining operational difference between von Neumann architecture and Harvard architecture?

A) Von Neumann uses binary while Harvard uses decimal arithmetic

B) Von Neumann shares a single memory bus for instructions and data, whereas Harvard provides physically separate buses

C) Harvard architecture can only execute code written in Python

D) Von Neumann architecture does not use a central processing unit

CORRECT: OPTION B • *Explanation:* Von Neumann architecture uses a shared physical memory and bus for both program instructions and application data, leading to the von Neumann bottleneck. Harvard architecture uses separate physical memories and buses.

Review Q3: Which CPU register temporarily holds data retrieved from the data bus during a read cycle, or buffers data before it is driven onto the data bus during a write cycle?

A) Memory Address Register (MAR)

B) Memory Data Register (MDR)

C) Program Counter (PC)

D) Status Flags Register

CORRECT: OPTION B • *Explanation:* The MDR (Memory Data Register, also called Memory Buffer Register) acts as a two-way electrical buffer between the CPU's internal registers and the external data bus.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Von Neumann Architecture
A computer architecture model where program instructions and operational data share the same physical memory space and bus system.

Harvard Architecture
A computer architecture model featuring physically separate memories and distinct bus pathways for program code and working data.

Address Bus
A unidirectional set of wires driven by the CPU that transmits the physical memory address of the target location to be accessed.

Data Bus
A bidirectional set of wires that transfers data bytes between the CPU registers, memory, and peripheral controllers.

Control Bus
A collection of bidirectional signal lines that transmit timing clock pulses, read/write command strobes, and hardware interrupts.

MAR
Memory Address Register: internal CPU register that holds the memory address currently driven onto the address bus.

MDR
Memory Data Register: internal CPU register that holds data read from or waiting to be written to memory across the data bus.

UNIT A: HARDWARE

CHAPTER 8: FIRST LABORATORY SKILLS

LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS

MICROCONTROLLER & CLOCK




Clock: 16 million ticks per second



Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *"Theoretical posturing is meaningless without practical laboratory mastery! An apprentice who burns out a microcontroller, shorts a power rail, or misreads a resistor color code is unworthy to stand in the presence of Doctor Victor von Doom. In the laboratories of Castle Doom, precision is the difference between sovereign triumph and catastrophic detonation. You shall master the breadboard without creating shorts; you shall wield the digital multimeter to measure voltage, current, and resistance with flawless accuracy; you shall banish floating input pins forever with pull-up resistors. Approach the workbench with reverence and discipline!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Construct reliable prototype circuits on a solderless breadboard while identifying internal clip connections to prevent short circuits.
- Operate a digital multimeter safely in DC Voltage, Resistance, and DC Current measurement modes, observing fuse-protection protocols.
- Decode 4-band resistor color codes and verify nominal values against standard E12 preferred resistor series.
- Explain the critical electrical roles of pull-up resistors and switch contact debouncing in digital input circuits.

◆ TECHNICAL EXPOSITION

◇ 8.1 The Solderless Breadboard: Anatomy and Hazards

The solderless **breadboard** is the quintessential laboratory prototyping tool. Beneath its plastic faceplate lies an array of spring-loaded metal terminal clips designed to grip 22-gauge solid jumper wires:

- **Terminal Strips (Columns):** The central working area is arranged in vertical 5-hole columns (labeled a-e and f-j). All five holes within column 10 (a10, b10, c10, d10, e10) are electrically bonded into a single conductive strip. The central ditch (trough) physically and electrically isolates row a-e from row f-j, perfectly accommodating Dual In-Line Package (DIP) integrated circuits.
- **Power Distribution Rails (Buses):** Running horizontally along top and bottom are continuous power distribution buses, marked with red (+) for positive supply voltage (V_{CC}) and blue/black (-) for common Ground (GND).

The Fatal Rookie Error: Inserting both leads of a single component (such as a resistor or LED) into the same 5-hole column strip (e.g., holes a15 and c15) creates a **dead short circuit**. Current bypasses the component entirely through the metal clip beneath!

◇ 8.2 Digital Multimeter (DMM) Operation and Safety

A digital multimeter is the engineer's diagnostic eye. It measures three fundamental electrical quantities, each requiring specific meter configuration:

MEASUREMENT	PROBE HOOKUP	CIRCUIT STATE	INTERNAL METER IMPEDANCE	SAFETY CAUTION
DC Voltage (V_{DC})	In **PARALLEL** across component	Circuit must be **POWERED**	Extremely high (>10 MΩ)	Never measure unknown high voltages
Resistance (Ω)	Probes across isolated part	Circuit must be **DE-ENERGIZED**	Meter injects tiny test current	Measuring resistance in live circuit blows meter!
DC Current (mA/A)	In **SERIES** (break the loop)	Circuit is **POWERED** through meter	Extremely low (<1 Ω)	Red probe into mA jack; move back to V/Ω immediately!

The Blown Fuse Trap: When measuring current, the multimeter acts like a zero-resistance wire. If you mistakenly leave the red probe in the mA jack and connect the meter in parallel across power and ground, a massive short-circuit current surges through the meter, instantly vaporizing its internal ceramic fuse!

◇ 8.3 Resistor Color Codes and the E12 Series

Standard axial resistors use color-coded bands to indicate nominal resistance and manufacturing tolerance:




Figure 8.1 — Reading a four-band resistor: red, red, brown, gold = 22 × 10¹ = 220 Ω ± 5%.

Example: A resistor with bands **Red (2), Red (2), Brown ($10^1 = 10$), Gold (±5%)**:

$$\text{Nominal Resistance} = 22 \times 10^1 = 220\ \Omega \pm 5\%$$

Allowable tolerance envelope: $220 - 11\ \Omega = 209\ \Omega$ to $220 + 11\ \Omega = 231\ \Omega$.

Commercial resistors follow logarithmic preferred values known as the **E12 series**: 10, 12, 15, 18, 22, 27, 33, 39, 47, 56, 68, 82.

◇ 8.4 Digital Inputs: The Floating Pin Hazard and Debouncing

- **The Floating Pin Hazard:** A CMOS digital microcontroller input pin has an input impedance exceeding $10^{12}\ \Omega$. If you connect a push button directly between an input pin and 5V without a reference resistor, opening the button leaves the pin electrically disconnected ('floating'). The pin acts as an antenna, picking up 50/60 Hz ambient electromagnetic radiation and toggling chaotically between 0 and 1!
- **Pull-Up Resistor Solution:** Connecting a $10\ \text{k}\Omega$ resistor between the pin and 5V establishes a stable default HIGH state (1). When the switch is pressed to Ground, the pin is pulled cleanly to 0V (LOW). (Microcontrollers often provide internal software pull-up resistors via `INPUT_PULLUP`).
- **Switch Contact Bounce:** Mechanical metal contacts vibrate microscopically upon closure for 5 to 20 milliseconds, generating dozens of false rapid triggers. Software debouncing ignores these transitions by sampling the pin and confirming that the state remains stable across a 20 ms timer window.

MEANWHILE IN LATVERIA...

Inside the Latverian Polytechnic Academy of Science and Sorcery, apprentice technicians assemble Doombot avionics test-jigs. A novice apprentice accidentally omitted the pull-up resistor on a primary tactical missile guidance interlock, allowing a floating gate to trigger a spurious combat alert. Before the launch sequence engaged, Doctor Doom entered the chamber, severed the floating trace with his adamantium gauntlet, and sternly delivered an edict: 'In Latveria, an ungrounded gate is high treason! Connect every input to a known reference state, or your next laboratory assignment will be in the subterranean titanium slag pits!'

CONSTRUCTIVIST LABORATORY

Multimeter Resistance Verification and Breadboard Continuity Audit

1. GOAL

Decode three 4-band axial resistors, measure their resistance using a digital multimeter, and verify breadboard terminal strip continuity.

2. PREPARATION

A digital multimeter with test leads, three assorted through-hole resistors (e.g., 220 Ω, 1 kΩ, 10 kΩ), and a solderless breadboard.

3. TASK

Step 1: Inspect Resistor A. Read its four color bands: Band 1 (Digit), Band 2 (Digit), Band 3 (Multiplier), Band 4 (Tolerance).
Step 2: Calculate its theoretical nominal resistance and calculate the ±5% acceptable tolerance window (Minimum and Maximum Ω).
Step 3: Switch the digital multimeter dial to Resistance (Ω). Verify that the test circuit is completely unpowered.
Step 4: Probe the leads of Resistor A (isolated on the desk) and record the measured resistance displayed on the meter.
Step 5: Verify that the measured value falls strictly within the calculated tolerance envelope.
Step 6: Repeat steps 1–5 for Resistor B and Resistor C.
Step 7: Switch the multimeter to Continuity mode (audible beeper). Insert jumper leads into breadboard holes a10 and d10. Touch meter probes to the leads; verify an audible tone (continuity across same column). Probe a10 and a11; verify silence (isolated adjacent columns).

4. OBSERVATION

Record measurements in the laboratory verification table:
- Resistor A (Red-Red-Brown-Gold): Nominal = 220 Ω, Tolerance = ±5% (209 Ω – 231 Ω), Measured = 218.6 Ω -> PASS (Within tolerance).
- Resistor B (Brown-Black-Red-Gold): Nominal = 1,000 Ω, Tolerance = ±5% (950 Ω – 1,050 Ω), Measured = 991 Ω -> PASS (Within tolerance).
- Resistor C (Brown-Black-Orange-Gold): Nominal = 10,000 Ω, Tolerance = ±5% (9,500 Ω – 10,500 Ω), Measured = 9,880 Ω -> PASS (Within tolerance).
- Breadboard Continuity: Holes a10 to e10 show 0.2 Ω and beep continuously. Holes a10 to a11 show 'OL' (open loop, infinite resistance).

5. REFLECTION

Why must resistance always be measured with circuit power disconnected? What would happen if you attempted to measure the resistance of a resistor while a 9V battery was connected across it? (External voltage injects current into the meter's internal operational amplifier bridge, producing meaningless readings and blowing the protective input fuse!).

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: All decoded resistors measured within manufacturer tolerance bounds; breadboard continuity verified column connectivity. Common Misconception: Beginners often touch both resistor lead metal tips with their bare fingertips during measurement. Human skin has a parallel resistance of 50 kΩ to 100 kΩ; touching both probes with sweaty fingers introduces a parallel leakage path that corrupts high-value resistance readings!

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: What is the nominal resistance and tolerance of an axial resistor featuring the color band sequence: Red, Red, Brown, Gold?

A) 22 Ω ± 10%

B) 220 Ω ± 5%

C) 2,200 Ω ± 5%

D) 220,000 Ω ± 1%

CORRECT: OPTION B • *Explanation:* The first two bands give digits 2 and 2 (22). The third band is Brown (multiplier of 10^1 = 10), yielding 22 * 10 = 220 Ω. The fourth band Gold represents ±5% tolerance.

Review Q2: Why must a digital multimeter be configured in SERIES with a circuit loop when measuring electrical current (mA)?

A) The meter must divert half the voltage to ground to prevent battery drain

B) Current is the rate of charge flow through a loop; the charges must physically flow through the internal meter shunt resistor to be measured

C) Multimeters cannot read current unless connected to the neutral AC power mains

D) Series connection prevents the circuit from generating magnetic fields

CORRECT: OPTION B • *Explanation:* Current is the flow of coulombs per second through a conductor. To measure total flow, the circuit must be opened and the meter placed in series so all circuit electrons pass through the meter's internal low-resistance current shunt.

Review Q3: What occurs when a microcontroller digital input pin is left 'floating' without an internal or external pull-up or pull-down resistor?

A) The pin defaults to exactly 2.50 Volts permanently

B) The pin acts as an antenna picking up stray electrostatic noise, resulting in erratic, unpredictable reading oscillations

C) The microcontroller immediately powers down into safe mode

D) The input pin converts itself into an analog motor driver

CORRECT: OPTION B • *Explanation:* Because high-impedance CMOS inputs draw virtually no current, a disconnected pin floats electrically, picking up ambient electromagnetic noise and rapidly toggling between HIGH and LOW unpredictably.

CHAPTER TERMINOLOGY

Breadboard
A solderless construction base featuring internal metal spring clips used for rapid physical prototyping of electronic circuits.

Multimeter
An essential electronic test instrument capable of measuring electrical voltage, resistance, current, and circuit continuity.

Voltage
The electrical potential difference between two points in a circuit, measured in Volts (V); the electrical pressure driving charge flow.

Resistance
The opposition to electrical current flow through a conductor, measured in Ohms (Ω), defined by Ohm's Law (R = V / I).

Current
The physical rate of electrical charge flow through a conductive path, measured in Amperes (A) or milliamperes (mA).

Pull-Up Resistor
A resistor connected between an input pin and VCC to guarantee a stable HIGH logic state when an external switch is open.

Debouncing
Hardware filtering or software delay routines used to suppress spurious electrical noise caused by mechanical switch contact vibrations.

UNIT A: HARDWARE

CHAPTER 9: BUILDING AN AUTOMATIC LIGHT INDICATOR


LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS


MICROCONTROLLER & CLOCK



Clock: 16 million ticks per second

Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *You shall now synthesize your foundational knowledge into a functional, living cybernetic system! A true engineer does not begin with a random heap of components; he begins with system requirements, applies mathematical laws to size every resistor, and writes software that rejects physical noise. In this chapter, you will build an automatic light indicator: transforming physical photons into analog voltage, quantizing that voltage into a 10-bit integer via the ADC, and driving an LED indicator through solid-state hysteresis logic. Observe how DOOM bends Ohm's Law to sovereign command!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Apply Ohm's Law ($V = IR$) and the voltage divider formula to design a sensor circuit using a Light-Dependent Resistor (LDR).
- Explain the quantization process of a 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC).
- Calculate the appropriate current-limiting resistance for an LED indicator based on forward voltage and supply rail.
- Implement dual-threshold software hysteresis to eliminate rapid actuator chatter around boundary conditions.

◆ TECHNICAL EXPOSITION

◇ 9.1 Electrical Foundations: Ohm's Law and Power Dissipation

All electrical circuit design begins with the immutable relationships discovered by Georg Ohm:

$$V = I \times R \iff I = \frac{V}{R} \iff R = \frac{V}{I}$$

$$\text{Power Dissipation } P = V \times I = I^2 R = \frac{V^2}{R}$$

- **Voltage (V):** Potential difference in Volts (electrical pressure).
- **Current (I):** Charge flow rate in Amperes ($1\ \text{A} = 1\ \text{Coulomb/second}$). In electronics, we commonly work in milliamperes ($1\ \text{mA} = 0.001\ \text{A}$).
- **Resistance (R):** Restriction to charge flow in Ohms (Ω).
- **Power (P):** Rate of electrical energy converted into heat or light, measured in Watts (W). Standard laboratory resistors are rated for 1/4 Watt (0.25 W).

◇ 9.2 The Voltage Divider Sensor Circuit

Microcontrollers cannot read varying resistance directly; their input pins measure **voltage**. To read a variable-resistance sensor (such as a cadmium-sulfide **Light-Dependent Resistor / LDR**), we place it inside a **voltage divider** circuit:




Figure 9.1 — Voltage divider: fixed resistor R1 (10 kΩ) on top, LDR R2 below; the midpoint voltage feeds analog pin A0.

The midpoint output voltage V_{out} is given by the voltage divider formula:

$$V_{out} = V_{in} \times \frac{R_2}{R_1 + R_2}$$

- **In Bright Ambient Light:** Photons free charge carriers in the LDR semiconductor, dropping its resistance ($R_2 \approx 1$ kΩ).

$$V_{out} = 5.0\ \text{V} \times \frac{1\ \text{k}\Omega}{10\ \text{k}\Omega + 1\ \text{k}\Omega} = 5.0 \times \frac{1}{11} \approx 0.45\ \text{Volts (LOW)}$$

- **In Total Darkness:** Photons cease, electrons become trapped, and LDR resistance skyrockets ($R_2 \approx 50$ kΩ).

$$V_{out} = 5.0\ \text{V} \times \frac{50\ \text{k}\Omega}{10\ \text{k}\Omega + 50\ \text{k}\Omega} = 5.0 \times \frac{50}{60} \approx 4.17\ \text{Volts (HIGH)}$$

Thus, as ambient darkness increases, V_{out} rises gracefully toward 5V!

◇ 9.3 10-Bit Analog-to-Digital Converter (ADC) Quantization

The ATmega328P microcontroller contains an internal 10-bit Successive Approximation Register (SAR) ADC. It maps continuous analog voltages between 0.0 V and 5.0 V into discrete integer codes from 0 to $2^{10} - 1$ (0 to 1023):

$$\text{Quantization Resolution Step} = \frac{V_{ref}}{1024} = \frac{5.000\ \text{V}}{1024} \approx 0.004887\ \text{V} = 4.887\ \text{mV per step}$$

$$\text{ADC Code} = \text{round}\left(\frac{V_{analog}}{5.0\ \text{V}} \times 1023\right)$$

When the LDR voltage is 2.50 V, `analogRead(A0)` produces code `512`. When dark voltage reaches 4.17 V, the ADC code reads `853`.

◇ 9.4 Actuating the Output: Sizing the LED Resistor

A Light Emitting Diode (LED) is a non-linear semiconductor diode. When forward biased, it maintains an almost constant forward voltage drop (V_F), typically 1.8 V to 2.0 V for standard red LEDs. Its current must be restricted to a safe operating target (typically 15 mA = 0.015 A):

$$R_{limit} = \frac{V_{supply} - V_F}{I_{target}} = \frac{5.0\text{ V} - 2.0\text{ V}}{0.015\text{ A}} = \frac{3.0\text{ V}}{0.015\text{ A}} = 200\ \Omega$$

The nearest standard E12 commercial resistor value is **220 Ω** ($I = 3.0/220 = 13.6$ mA, perfectly safe for both pin and LED).

◇ 9.5 Eliminating Chatter: Dual-Threshold Hysteresis

If you implement a naive single threshold in software:

```
// NAIVE CHATTER-PRONE CODE
if (analogRead(A0) > 600) { digitalWrite(13, HIGH); } else { digitalWrite(13, LOW); }
```

When ambient light hovers directly at the threshold, microscopic sensor thermal noise causes the ADC code to oscillate rapidly between 599 and 601. The LED or motor relay will violently chatter on and off dozens of times per second, burning out mechanical relays and annoying users!

The Engineering Solution: Dual-Threshold Hysteresis (Schmitt Trigger Logic)

Establish two distinct thresholds with a stabilizing deadband between them:

- Turn the LED **ON** only when the sensor reading rises above the Upper Threshold ($T_{ON} = 650$).
- Turn the LED **OFF** only when the sensor reading drops below the Lower Threshold ($T_{OFF} = 550$).
- When the reading is between 550 and 650 (the deadband), retain the previous output state unchanged!

MEANWHILE IN LATVERIA...

At dusk over Doomstadt, the automated blackout shields of Castle Doom deploy with silent, hydraulic majesty. Centuries ago, primitive foreign photocell relays flickered erratically during sunset as solar irradiance wavered across single thresholds. Doctor Doom personally redesigned the citadel's optical arrays, mandating dual-threshold hysteresis logic with moving-average filtering. Today, the Latverian defensive illuminators engage cleanly at exact twilight, impervious to cloud shadows or lightning flashes!

CONSTRUCTIVIST LABORATORY

Breadboard LDR Voltage Divider Calibration and Software Hysteresis Validation

1. GOAL

Build an LDR voltage divider, measure ambient and darkened ADC codes, size an LED current-limiting resistor, and prove that dual-threshold hysteresis eliminates relay chatter.

2. PREPARATION

Arduino microcontroller, half-size breadboard, GL5528 LDR, 10 kΩ resistor, Red LED, 220 Ω resistor, jumper wires, and USB cable.

3. TASK

Step 1: Construct the voltage divider: Wire 5V to a 10 kΩ fixed resistor (R1); connect the other end of R1 to Arduino pin A0 and to the LDR (R2); connect the second leg of the LDR to GND.
Step 2: Construct the indicator output: Wire Arduino digital pin 13 to a 220 Ω resistor; connect the other end to the LED anode (longer leg); wire the LED cathode (shorter leg with flat rim) to GND.
Step 3: Upload a calibration sketch printing `analogRead(A0)` to the Serial Monitor at 9600 baud.
Step 4: Record ambient room reading (e.g., 320). Cast a partial shadow with your hand and record intermediate reading (e.g., 580). Cover LDR completely and record dark reading (e.g., 850).
Step 5: Test naive single threshold (`if (reading > 600) HIGH else LOW`). Hold your hand at the shadow boundary and observe rapid LED flickering (chatter).
Step 6: Update code to implement dual-threshold hysteresis:
`if (reading > 650) { digitalWrite(13, HIGH); }`
`else if (reading < 550) { digitalWrite(13, LOW); }`
Step 7: Re-test at the shadow boundary. Observe that the LED transitions cleanly and chatter is 100% eliminated!

4. OBSERVATION

Record experimental data:
- Bright Ambient Light: V_out = 1.56 V, ADC Code = 320 -> LED OFF
- Boundary Shadow: V_out = 2.83 V, ADC Code = 580 -> State holds steady without flickering
- Full Occlusion (Dark): V_out = 4.15 V, ADC Code = 850 -> LED turns ON solidly
- Chatter count: Single threshold produced 18 toggles in 3 seconds; Hysteresis produced 0 spurious toggles.

5. REFLECTION

Why is analog noise inevitable in physical sensor circuits? How does the separation between Upper Threshold (650) and Lower Threshold (550) mathematically prevent noise spikes smaller than 100 ADC counts from causing state toggling? Reconcile your software implementation with physical Schmitt trigger hardware.

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: LED turns ON at dark threshold and stays ON until light clearly exceeds the lower reset threshold; zero flicker. Common Misconception: Reversing the positions of the fixed resistor and LDR inverts the circuit logic! If the LDR is placed in the upper leg (R1) and the fixed resistor in the lower leg (R2), darker conditions cause V_out to DROP rather than RISE.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: In a voltage divider circuit with Vin = 5.0 V, R1 = 10 kΩ, and R2 (LDR) = 10 kΩ, what is the output voltage Vout and corresponding 10-bit ADC reading?

A) 1.0 V and ADC code 204

B) 2.5 V and ADC code 512

C) 3.3 V and ADC code 675

D) 5.0 V and ADC code 1023

CORRECT: OPTION B • *Explanation:* Applying the formula: Vout = 5.0 * (10 / (10 + 10)) = 5.0 * 0.5 = 2.50 V. The 10-bit ADC maps 0-5V across 1024 steps, so 2.5V corresponds to 2.5/5.0 * 1023 = 511.5, rounding to 512.

Review Q2: You are designing an LED indicator circuit running from a 5.0 V supply. The red LED has a forward voltage drop of 1.8 V and a desired operating current of 16 mA (0.016 A). What is the theoretical current-limiting resistor value?

A) 50 Ω

B) 200 Ω

C) 312.5 Ω

D) 1,000 Ω

CORRECT: OPTION B • *Explanation:* Voltage across the resistor is Vsupply - Vforward = 5.0 V - 1.8 V = 3.2 V. Sizing the resistor: R = 3.2 V / 0.016 A = 200 Ω.

Review Q3: Why is dual-threshold hysteresis implemented in automated control software instead of a single comparison threshold?

A) To double the clock speed of the microcontroller CPU

B) To prevent rapid output flickering (chatter) caused by analog sensor noise fluctuating near the decision boundary

C) To convert digital signals back into high-voltage AC mains power

D) To allow the LED to shine in two different colors simultaneously

CORRECT: OPTION B • *Explanation:* Hysteresis introduces a noise margin (deadband) between the ON threshold and the OFF threshold, preventing high-frequency analog fluctuations from triggering continuous, destructive actuator oscillation.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Voltage Divider
A linear circuit of two series resistors that scales down an input voltage proportionally to the ratio of their resistances.

ADC
Analog-to-Digital Converter: hardware peripheral that quantizes a continuous analog voltage into a discrete numerical integer code.

Quantization

The process of approximating a continuous analog signal into discrete, finite numerical measurement steps.

Hysteresis

The intentional dependence of a system's output state on its historical trajectory, utilizing separate turn-on and turn-off thresholds to eliminate chatter.

Forward Voltage

The minimum operating voltage drop across a semiconductor diode (such as an LED) required for conducting forward current.

Flyback Diode

A clamp diode connected in reverse across an inductive coil (relay/motor) to suppress destructive high-voltage inductive kickback spikes upon de-energization.

NPN Transistor

A bipolar junction transistor used as a current-controlled digital switch to allow low-current microcontroller pins to drive high-current loads.

UNIT A: HARDWARE

CHAPTER 10: INTERFACES, DATASHEETS AND SUSTAINABILITY

LATVERIAN CYBERNETICS DIVISION

Unit A · Computer Hardware

From silicon transistors and buses to the fetch–decode–execute cycle

Chapters 1–3, 7–10
7 CORE CHAPTERS

MICROCONTROLLER & CLOCK




Clock: 16 million ticks per second



Harvard memory split:
32 KB flash · program code
2 KB SRAM · working data


CPU ↔ RAM · THE THREE BUSES



FETCH → DECODE → EXECUTE

Fetch: PC → MAR → RAM → MDR
Decode: split opcode and address
Execute: ALU updates the accumulator

GATES & SENSORS



Half-adder:
Sum = A ⊕ B · Carry = A · B

LIGHT SENSOR (VOLTAGE DIVIDER)

$$V_{out} = V_{in} \times \frac{R2}{R1 + R2}$$

Darker room → higher output voltage
10-bit ADC: 0–5 V → 0–1023



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *A charlatan hacks together breadboards that fail after forty-eight hours; a master builds systems that endure for centuries! DOOM demands absolute engineering stewardship. You shall master embedded serial communication protocols—UART, I²C, and SPI—to transmit telemetry without cluttering silicon with redundant wires. You shall inspect manufacturer datasheets to uncover the sacred boundaries of Absolute Maximum Ratings and thermal derating. And you shall honor sustainability: purging toxic e-waste and building modular, repairable machines worthy of the Latverian state. Study the codex of the datasheet!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Compare the electrical characteristics, pin requirements, speeds, and master-slave topologies of serial interfaces: UART, I²C, and SPI.
- Explain the essential circuit functions of high-frequency ceramic decoupling capacitors and electrolytic bulk storage capacitors.
- Interpret manufacturer datasheets to distinguish Absolute Maximum Ratings from Recommended Operating Conditions.
- Evaluate the environmental impacts of electronic waste (e-waste) and analyze the regulatory demands of RoHS compliance.

◆ TECHNICAL EXPOSITION

◇ 10.1 Embedded Serial Communication: UART, I²C, and SPI

Parallel buses require dozens of copper PCB traces, consuming precious chip pins and inducing capacitive crosstalk. Embedded systems rely on serial communication interfaces that stream bits sequentially over minimal wiring:

INTERFACE	WIRING LINES	CLOCKING METHOD	MAX SPEED (TYPICAL)	MULTI-DEVICE TOPOLOGY	PRIMARY APPLICATION
UART	2 wires (TX, RX)	**Asynchronous** (No clock wire; agreed baud rate e.g., 115200)	Up to 1 Mbps	Point-to-point (2 devices only)	Serial terminal, GPS receivers, PC debug output
I²C	2 wires (SDA, SCL) + pull-ups	**Synchronous** (Shared SCL clock wire)	100 kHz – 3.4 MHz	Multi-drop bus (7-bit address, up to 127 devices)	Low-speed sensors (temperature, pressure, RTC, OLED)
SPI	4+ wires (COPI, CIPO, SCK, CS)	**Synchronous** (Shared SCK clock wire)	10 MHz – 50+ MHz	Master-Slave with dedicated Chip Select (CS) per slave	High-speed peripherals (SD cards, TFT displays, flash memory)

◇ 10.2 Power Integrity: Decoupling and Bulk Capacitors

Digital ICs do not draw constant DC current. When millions of internal transistors switch states simultaneously, they draw instantaneous surge currents with picosecond rise times. Without proper capacitors, PCB trace inductance causes the supply rail to collapse (brownout):

1. **Decoupling / Bypass Capacitors (0.1 μF Ceramic):** Placed physically as close as possible (within millimeters) to the V_{CC} and GND pins of every integrated circuit. High-frequency noise encounters very low impedance through ceramic capacitors, shunting noise pulses safely to ground.
2. **Bulk Storage Capacitors (100 μF to 470 μF Electrolytic):** Placed at the power entry terminal or regulator output. Acts as a local energy reservoir to supply high-current surges when motors or wireless radios engage.

- *Polarity Warning:* Electrolytic capacitors are polarized. Connecting them backward causes chemical dielectric breakdown, thermal runaway, and explosive rupture!

◇ 10.3 Reading Datasheets: Absolute Maximum vs Recommended Operating Conditions

Every certified electronic component possesses a manufacturer **datasheet**. An engineer must never confuse two critical tables:

- **Absolute Maximum Ratings:** The physical destruction boundary. Exposing a device to stress at or above these ratings (e.g., maximum supply voltage, maximum junction temperature, peak current) causes irreversible silicon damage. *Devices must never be operated at these limits!*
- **Recommended Operating Conditions:** The safe operational envelope within which the manufacturer guarantees specified electrical timing, accuracy, and operational lifespan.
- **Thermal Derating:** As ambient operating temperature rises, allowable power dissipation drops. If an LED or transistor operates inside an enclosed, unventilated chassis at 60°C, its allowable continuous current drops substantially below its 25°C room-temperature rating.

◇ 10.4 Sustainability: E-Waste, RoHS, and Circular Design

- **The Global E-Waste Crisis:** Tens of millions of metric tons of consumer electronics are dumped annually into landfills, leaching toxic lead, cadmium, beryllium, and brominated flame retardants into groundwater.
- **RoHS Compliance:** The European Union directive on the *Restriction of Hazardous Substances* strictly bans six hazardous materials from electronic manufacturing, forcing the global transition to lead-free solder ($Sn/Ag/Cu$) and non-toxic components. (For example, traditional cadmium-sulfide GL5528 LDRs contain toxic cadmium, prompting modern sustainable designs to adopt silicon phototransistors or photodiodes).
- **Design for Longevity:** Engineering ethics demand designing repairable, modular systems with standard socketed parts, clear schematics, and right-to-repair accessibility.

MEANWHILE IN LATVERIA...

In the industrial recovery complexes of northern Latveria, Doctor Doom enforces strict closed-loop electronics recycling. Decommissioned Doombot chassis do not rot in landfills; every circuit board is stripped in automated hydrometallurgical baths to recover pure gold, platinum, and copper traces. Castle Doom's manufacturing edict is absolute: every Latverian appliance must be modular, socketed, 100% RoHS-compliant, and built for a certified thirty-year operational lifespan. Let decadent Western corporations peddle planned obsolescence—Latverian technology endures!

CONSTRUCTIVIST LABORATORY

Datasheet Stress Calculation and Decoupling Capacitor Noise Audit

1. GOAL

Evaluate component safety margins by contrasting real circuit operating points against manufacturer Absolute Maximum Ratings, and inspect decoupling noise suppression.

2. PREPARATION

Manufacturer datasheet snippet for Kingbright WP7113ID Red LED (Absolute Maximum: Forward Current $I_{F,\,\max} = 30\ \text{mA}$, Reverse Voltage $V_R = 5\ \text{V}$, Power Dissipation $P_D = 75\ \text{mW}$); circuit design sheet.

3. TASK

Step 1: Analyze an unsafe amateur circuit: An engineer connects the Red LED directly to a 5.0 V rail using an undersized 100 Ω resistor (LED forward voltage $V_F = 2.0\ \text{V}$).

Step 2: Calculate operating current using Ohm's Law: $I = (5.0 - 2.0)/100 = 30\ \text{mA}$.

Step 3: Calculate LED power dissipation: $P = V_F \times I = 2.0\ \text{V} \times 0.030\ \text{A} = 60\ \text{mW}$.

Step 4: Compare operating current against the Absolute Maximum Rating (30 mA = 100% of destruction threshold!). Explain why zero safety margin will cause rapid thermal failure in an enclosed case.

Step 5: Redesign the circuit using a safe commercial 220 Ω resistor. Re-calculate current: $I = (5.0 - 2.0)/220 = 13.6\ \text{mA}$ (45% of maximum rating).
Step 6: Review decoupling: Identify the placement of 0.1 µF ceramic capacitors across IC power pins and explain how omitting them produces spurious digital resets.

4. OBSERVATION

Record datasheet stress audit:
- Design A (100 Ω Resistor): Current = 30.0 mA, Stress Ratio = 100% -> UNACCEPTABLE (Violates safety derating, risk of thermal burnout).
- Design B (220 Ω Resistor): Current = 13.6 mA, Stress Ratio = 45.3% -> EXCELLENT (Robust safety margin, guarantees 50,000+ hour operating life).
- Decoupling Audit: Without 0.1 µF capacitor, high-frequency digital switching induces 450 mV voltage transients on the 5V rail; with capacitor, ripple is attenuated to < 25 mV.

5. REFLECTION

Why must an engineer never design a product to operate directly at the Absolute Maximum Ratings listed in a component datasheet? How does ambient thermal derating further constrain operating limits in real-world deployments? Why is RoHS compliance vital for public health?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correct mathematical analysis proves that a 220 Ω resistor preserves component longevity while providing ample optical brightness. Common Misconception: Novices often believe that running a component at 99% of its maximum rating is acceptable engineering. In industry, operating at 50% to 70% of maximum ratings (derating) is standard practice to withstand power spikes, ambient heat, and aging.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: Which serial communication interface uses a shared master clock line (SCL) and a serial data line (SDA) with open-drain pull-up resistors to connect multiple peripheral sensors over two wires?

A) Universal Asynchronous Receiver-Transmitter (UART)

B) Inter-Integrated Circuit (I^2C)

C) Serial Peripheral Interface (SPI)

D) Parallel ATA IDE Bus

CORRECT: OPTION B • *Explanation:* I^2C (Inter-Integrated Circuit) uses two bidirectional lines (SDA data and SCL clock) with pull-up resistors, addressing up to 127 slave peripherals via 7-bit addresses.

Review Q2: What is the primary engineering purpose of placing a 0.1 µF ceramic decoupling capacitor physically close to the VCC power pin of a digital integrated circuit?

A) To boost the supply voltage from 5V to 12V

B) To shunt high-frequency switching noise spikes to ground, preventing logic errors and power rail voltage drops

C) To store energy for several hours during an electrical power cut

D) To convert serial communication into Wi-Fi radio frequencies

CORRECT: OPTION B • *Explanation:* Decoupling capacitors act as localized high-frequency energy buffers, providing instantaneous switching currents to digital gates and shunting high-frequency noise directly to ground.

Review Q3: In a manufacturer component datasheet, what does the 'Absolute Maximum Ratings' specification signify?

A) The recommended settings for normal, continuous daily operation

B) The stress boundaries beyond which permanent hardware damage occurs; systems should never be operated at these limits

C) The highest possible score the component earned in consumer magazine reviews

D) The maximum wholesale purchase price permitted by law

CORRECT: OPTION B • *Explanation:* Absolute Maximum Ratings define the absolute limits of physical durability. Operating at or near these thresholds causes silicon breakdown, excessive heating, and permanent damage.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Serial Communication
The transmission of digital data bits sequentially over a single physical wire or communication channel.

UART
Universal Asynchronous Receiver-Transmitter: a point-to-point asynchronous serial protocol requiring no shared clock wire.

I²C
Inter-Integrated Circuit: a synchronous multi-drop serial bus using two open-drain wires (SDA and SCL) with pull-up resistors.

SPI
Serial Peripheral Interface: a four-wire synchronous serial protocol supporting high data rates using dedicated chip select lines.

Decoupling Capacitor
A ceramic capacitor placed adjacent to an IC power pin to suppress high-frequency electrical switching noise.

Absolute Maximum Ratings
Datasheet limits specifying the extreme electrical and thermal stress boundaries beyond which permanent device destruction occurs.

RoHS
Restriction of Hazardous Substances: an environmental standard prohibiting hazardous materials (such as lead and cadmium) in electronics.

UNIT B: NETWORKS

CHAPTER 11: NETWORKING DIAGRAMS AND PRACTICE


IMPERIAL TELEMETRY NETWORK

Unit B · Computer Networks


Packet journeys, topologies and the protocol stack

Chapters 4, 11, 12
3 CORE CHAPTERS


PACKET ANATOMY & TCP HANDSHAKE



One Ethernet frame carrying an IP packet and a TCP segment



TOPOLOGIES & THE LAYER STACK



Application	HTTP, HTTPS, DNS
Transport	TCP (reliable) · UDP (fast)
Network	IP addresses, routers
Link / Physical	Ethernet, Wi-Fi, cables



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *A kingdom with broken supply routes is ripe for conquest! In the strategic doctrine of Doctor Doom, communication infrastructure is engineered with absolute topological resilience. You shall not design networks that crumble when a single wire snaps! You shall master physical and logical topologies: contrasting the economy of Star networks with the survivability of Mesh grids. You shall analyze Single Points of Failure, trace packet traversals across Layer 2 switches and Layer 3 routers, and enforce defensive network security hygiene. Map your networks with military rigor!*

SOVEREIGN LEARNING OBJECTIVES

- Differentiate physical and logical network topologies, specifically contrasting Star and Mesh architectures.
- Conduct Single Point of Failure (SPOF) resilience analysis across diverse network failure scenarios.
- Map the forwarding mechanics of Layer 2 switches (MAC frames) versus Layer 3 routers (IP packets).
- Trace multi-hop packet routing and implement fundamental network security hygiene.

◇ 11.1 Network Topologies: Star vs Mesh

A **network topology** defines how devices are arranged and interconnected physically and logically:




Figure 11.1 — Star topology (the central switch is a single point of failure) versus mesh topology (redundant paths survive cuts).

- **Star Topology:** Every peripheral device connects via a dedicated point-to-point cable to a central multiport switch or hub.
- *Advantages:* Simple installation, inexpensive cabling, easy troubleshooting; if one workstation cable breaks, only that single node is affected.
- *Vulnerability:* The central switch is a **Single Point of Failure (SPOF)**. If the switch loses power or fails, the entire network goes dark.
- **Mesh Topology:** Devices interconnect with multiple redundant point-to-point links.
- *Full Mesh:* Every node connects directly to every other node ($N(N-1)/2$ links). Ideal for military command cores.
- *Partial Mesh:* Strategic redundant paths connect critical switches and routers.
- *Advantages:* Extreme fault tolerance. If direct link A-C is severed, dynamic routing protocols automatically reroute packets via A-B-C.
- *Vulnerability:* High cabling cost, complex routing protocols, and hardware overhead.

◇ 11.2 Layer 2 Switches vs Layer 3 Routers

To interpret network diagrams accurately, understand the distinct duties of switches and routers:

FEATURE	LAYER 2 SWITCH	LAYER 3 ROUTER
OSI Layer	Data Link Layer (Layer 2)	Network Layer (Layer 3)
PDU Handled	**Frames** (Ethernet / Wi-Fi)	**Packets** (IPv4 / IPv6)
Addressing Used	Physical **MAC Addresses** (48-bit hex)	Logical **IP Addresses** (e.g., `192.168.1.1`)
Scope	Within a single local broadcast domain (LAN)	Connects different subnets and distinct networks (LAN to WAN)
Forwarding Table	Content Addressable Memory (CAM table: MAC -> Port)	IP Routing Table (Prefix matches, Next-Hop IP, Interface)
Header Modification	Does NOT alter the IP packet payload	Decrements TTL, strips incoming frame, adds new outgoing frame

◇ 11.3 Follow the Data: Tracing a Multi-Hop Packet

When Laptop A (`192.168.1.10`) sends a message to Server Z (`10.0.0.50`) on a remote network:

1. Laptop A compares Server Z's IP with its own subnet mask and recognizes Server Z is on a **remote subnet**.
2. Laptop A encapsulates the IP packet inside an Ethernet frame with **Destination MAC = Default Gateway Router**.
3. The local Switch inspects the frame's destination MAC and forwards it directly to the router's port.
4. The Router receives the frame, strips the Layer 2 Ethernet header, inspects the destination IP (`10.0.0.50`), decrements the Time-to-Live (TTL), consults its routing table, encapsulates the packet into a new Layer 2 frame suited for the next link, and transmits it toward Server Z.

◇ 11.4 Essential Network Security Hygiene

- **Hardened Administrative Credentials:** Default router passwords (`admin`/`admin`) must be replaced with high-entropy passphrases.
- **Robust Wireless Encryption:** Deploy WPA2-AES or WPA3 enterprise encryption; disable obsolete, broken protocols (WEP, WPS).
- **Stateful Firewalls:** Enforce default-deny inbound filtering, permitting unsolicited inbound traffic only on explicitly published service ports.

MEANWHILE IN LATVERIA...

The municipal telemetry grid linking Doomstadt's geothermal generators to Castle Doom is architected as an encrypted partial mesh. During an unprovoked foreign sabotage attempt, hostile agents detonated the primary communications conduit beneath the Karl Bridge. Within 3.2 milliseconds, Latverian Layer 3 mesh routers detected link loss via OSPF hello timeouts, dynamically rerouting municipal telemetry across subterranean microwave relays. The power grid remained uninterrupted, while Doom's automated security sentries triangulated the saboteurs' coordinates before their escape!

CONSTRUCTIVIST LABORATORY

The Broken Network Diagnostic Challenge

1. GOAL

Diagram and diagnose network outages in Star versus Mesh topologies and isolate the root cause of a single-host connectivity failure.

2. PREPARATION

Network topology diagrams depicting a Star network (Nodes A, B, C connected only to central Switch H) and a Mesh network (Nodes A, B, C with links A-B, B-C, and A-C).

3. TASK

Step 1: Star Scenario: Switch H loses electrical power. Trace communication paths between A and B, B and C, and A and C. Verify all communication halts.
Step 2: Mesh Scenario: The direct cable link between A and C is severed. Identify the alternate functional path that connects A to C (A -> B -> C).
Step 3: Calculate hop count and latency impact of the alternate route.
Step 4: Solve Diagnostic Scenario: A user on PC A reports they can successfully print to the local network printer on their switch, but cannot access any public Internet websites. Determine whether the fault lies in PC A's network card, the local switch, the default gateway router, or the ISP uplink.

4. OBSERVATION

Record diagnostic findings:
- Star Failure: Central switch failure causes total collapse; survivability = 0%.
- Mesh Resilience: Link A-C cut; traffic reroutes via A -> B -> C with an added 1-hop latency penalty, maintaining 100% connectivity.
- Diagnostic Solution: Because PC A can communicate with the local printer, PC A's NIC, cable, and local switch are 100% operational. The failure is isolated to the default gateway router configuration, DNS failure, or the external ISP uplink connection.

5. REFLECTION

Why do home and office environments predominantly deploy Star topologies despite the clear Single Point of Failure hazard? (Switches are highly reliable, cabling is simplified, and cable failure on one computer leaves all other users unaffected). Under what operational circumstances is the higher complexity of a Mesh topology mandatory?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correctly identifies alternate mesh pathways and accurately isolates local vs wide-area network failures. Common Misconception: Novices often assume that when Internet access fails, the entire local network is broken. In reality, local LAN switching operates completely independently of external Internet service provider gateways.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: In a star network topology where workstations A, B, and C connect solely to a central switch H, what happens if switch H loses electrical power?

A) Workstations automatically form an ad-hoc wireless mesh network

B) All inter-workstation network communication halts completely through that path

C) The workstations can still communicate at reduced 10 Mbps speed

D) The computers immediately power down

CORRECT: OPTION B • *Explanation:* Because all nodes depend exclusively on central switch H to forward traffic, switch failure eliminates all communication paths between workstations, demonstrating a classic Single Point of Failure.

Review Q2: A mesh network features links A-B, B-C, and A-C. If physical link A-C is severed, which working path can still deliver data from node A to node C?

A) A directly to C using electromagnetic induction

B) A to B to C

C) Data cannot be delivered because mesh networks do not permit alternate routing

D) Node A must broadcast across global satellite links

CORRECT: OPTION B • *Explanation:* Because links A-B and B-C remain operational, the network forwards packets from A to B, and B forwards them to C, successfully routing around the broken cable.

Review Q3: What is the primary role of a Default Gateway in a local computer's IP configuration?

A) To clean the computer's temporary cache files every night

B) To act as the local router IP address to which outbound packets destined for remote networks are forwarded

C) To convert Wi-Fi radio signals into Bluetooth audio

D) To assign hardware MAC addresses to network cards

CORRECT: OPTION B • *Explanation:* The default gateway is the local router interface on the host's subnet. Whenever a host needs to transmit a packet to an IP address outside its local subnet, it directs the packet to the default gateway.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Network Topology
The geometric and logical arrangement of nodes, links, and devices comprising a computer network.

Star Topology
A network layout where all peripheral nodes connect directly to a single central hub or switch.

Mesh Topology
A redundant network architecture where nodes interconnect across multiple point-to-point links to ensure fault tolerance.

Single Point of Failure
A potential point of vulnerability whose malfunction or cessation of operation causes total system failure.

Default Gateway

The router interface on a local subnet that hosts use as an exit point to forward traffic destined for external networks.

Frame

The digital Protocol Data Unit (PDU) at Layer 2 (Data Link) containing physical MAC headers, payload, and error-checking trailers.

Firewall

A network security appliance that monitors and filters incoming and outgoing traffic based on predetermined security rules.

UNIT B: NETWORKS

CHAPTER 12: NETWORK LAYERS, PERFORMANCE AND PRIVACY


IMPERIAL TELEMETRY NETWORK

Unit B · Computer Networks

Packet journeys, topologies and the protocol stack


Chapters 4, 11, 12
3 CORE CHAPTERS

PACKET ANATOMY & TCP HANDSHAKE



One Ethernet frame carrying an IP packet and a TCP segment

TOPOLOGIES & THE LAYER STACK



Application	HTTP, HTTPS, DNS
Transport	TCP (reliable) · UDP (fast)
Network	IP addresses, routers
Link / Physical	Ethernet, Wi-Fi, cables



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *You have traversed the physical cables; now you must master the grand intellectual architecture that governs planetary communications! The Open Systems Interconnection (OSI) model is not academic vanity; it is the modular hierarchy that isolates physical signals from application data. DOOM commands privacy, integrity, and absolute speed! You shall master the seven layers, dissect packet encapsulation, understand DHCP address leasing, and wield cryptographic VPN tunnels to shield your sovereign data from foreign eyes. Master the layered stack!*

SOVEREIGN LEARNING OBJECTIVES

- Explain the 7-layer OSI Reference Model and trace the process of protocol encapsulation and decapsulation.
- Describe automated IP leasing via DHCP and address/port translation via NAT in modern networks.
- Distinguish throughput bandwidth from latency and jitter in measuring network quality.
- Compare the operational privacy and security mechanisms of forward web proxies versus encrypted VPN tunnels.

◇ 12.1 The 7-Layer OSI Reference Model

To allow hardware and software from competing manufacturers to interoperate seamlessly, the International Organization for Standardization (ISO) defined the **Open Systems Interconnection (OSI) 7-Layer Model**:

LAYER #	LAYER NAME	PRIMARY FUNCTION	TYPICAL PROTOCOLS / UNITS
7	**Application**	User interface & network software services	HTTP, HTTPS, DNS, SSH, SMTP (Data)
6	**Presentation**	Data formatting, encryption, compression	TLS/SSL, ASCII, UTF-8, JPEG, JSON
5	**Session**	Establishes, manages, and terminates dialog sessions	Sockets, RPC, NetBIOS
4	**Transport**	End-to-end communication, port multiplexing, reliability	TCP, UDP (Segments / Datagrams)
3	**Network**	Logical addressing, path determination, routing	IPv4, IPv6, ICMP, Routers (Packets)
2	**Data Link**	Physical addressing, media access control, error detection	Ethernet, Wi-Fi 802.11, Switches (Frames)
1	**Physical**	Transmission of unstructured raw bits over media	Cat6 Copper, Fiber, Radio RF (Bits)

◇ 12.2 Encapsulation and Decapsulation




Figure 12.1 — Encapsulation adds TCP, IP and MAC headers going down the stack; decapsulation removes them going up.

As data descends the stack, each layer wraps the payload with its own protocol header (**Encapsulation**). Upon reaching the destination host, the process is reversed (**Decapsulation**), stripping headers until pure application data reaches the software.

◇ 12.3 DHCP and NAT: The Magic of Home Wi-Fi

- **DHCP (Dynamic Host Configuration Protocol):** Automates client network setup via the 4-step **DORA** transaction:

1. **Discover:** New device broadcasts looking for any available DHCP server.
2. **Offer:** DHCP server reserves an unassigned IP (e.g., `192.168.1.50`) and broadcasts an offer.
3. **Request:** Device formally requests the offered IP lease.
4. **Acknowledge (ACK):** Server confirms the lease, providing Subnet Mask, Default Gateway, and DNS server addresses.

- **NAT State Table:** When multiple home devices access the Internet simultaneously, the router rewrites the source IP and source port, maintaining an internal translation table so incoming response packets are returned to the correct internal device.

◇ 12.4 Network Quality: Bandwidth, Latency, and Jitter

- **Bandwidth:** Volume throughput capacity (bits per second). High bandwidth is vital for downloading large 50 GB software packages.
- **Latency:** Round-trip transit delay (milliseconds). Vital for fast interactive web browsing, SSH terminal typing, and gaming.
- **Jitter:** Variance in packet latency over time. If Packet 1 takes 20 ms, Packet 2 takes 150 ms, and Packet 3 takes 25 ms, jitter is high! High jitter causes robotic audio distortion and dropped syllables in VoIP calls, even on high-bandwidth connections.

◇ 12.5 Privacy: Web Proxies vs Encrypted VPNs

- **Web Proxy (Layer 7):** Operates at the application layer. The client instructs its browser to send HTTP requests to the proxy server; the proxy fetches the page and returns it. Hides client IP from the web server, but connection between client and proxy is often unencrypted, leaving your ISP free to inspect your traffic, and non-web applications are unprotected.
- **Virtual Private Network (VPN, Layer 3/4):** Creates a cryptographic **encrypted tunnel** between the client and the VPN gateway. Every single packet (web, DNS, games, system updates) is completely encrypted using robust algorithms (e.g., AES-256). Your local ISP and snooping actors on public Wi-Fi see only opaque ciphertext flowing to the VPN IP, completely blinded to your browsing destinations!

MEANWHILE IN LATVERIA...

Covert diplomatic dispatches from Latverian embassies in Washington, London, and Geneva route through multi-hop cryptographic VPN tunnels terminating directly inside Castle Doom's central communications bunker. While foreign intelligence agencies intercept transatlantic undersea cables, their supercomputers encounter only impenetrable AES-256 ciphertext. Meanwhile, Latverian state routers enforce jitter buffers and priority Quality-of-Service queues for civil defense sirens, ensuring sovereign directives arrive with sub-millisecond precision!

CONSTRUCTIVIST LABORATORY

Home Wi-Fi Packet Encapsulation and VPN Privacy Audit

1. GOAL

Trace nested protocol encapsulation across OSI layers and diagram how an encrypted VPN tunnel prevents local network eavesdropping.

2. PREPARATION

Packet encapsulation worksheet with nested boxes (Ethernet Frame, IP Packet, TCP Segment, HTTP Data); network audit scenario diagram.

3. TASK

Step 1: Draw the nested encapsulation diagram of an HTTP GET request leaving a home laptop destined for a web server.
Step 2: Annotate which layer adds which header: Layer 4 adds TCP ports (Source: 51234, Dest: 80); Layer 3 adds IP addresses (Source: 192.168.1.15, Dest: 93.184.216.34); Layer 2 adds Ethernet MAC addresses (Source: Laptop MAC, Dest: Router MAC).
Step 3: Trace packet across the home router NAT table: Observe Source IP re-written to public WAN IP (`203.0.113.8:61001`).
Step 4: Audit Privacy Scenario A (Standard): Trace what the local ISP inspects (Destination IP, DNS queries, unencrypted HTTP payloads).
Step 5: Audit Privacy Scenario B (VPN Tunnel): The laptop encrypts the entire original packet and encloses it inside an outer IP header destined solely for the VPN server (`198.51.100.99`). Verify that the local ISP sees only ciphertext.

4. OBSERVATION

Record privacy audit results:
- Scenario A (Unencrypted): ISP logs exact websites visited, hostnames, and plaintext content; snooper on public Wi-Fi captures session cookies.
- Scenario B (VPN Tunnel): ISP sees only high-entropy encrypted packets addressed to VPN Server IP; destination web addresses and payloads are 100% hidden.
- Encapsulation overhead: VPN adds an outer IP and transport header, slightly increasing packet size but providing absolute transport confidentiality.

5. REFLECTION

If a network connection possesses 1,000 Mbps bandwidth, why can voice and video calls still suffer severe audio distortion if jitter is high? Why does an unencrypted web proxy fail to protect user privacy against an Internet Service Provider?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correctly identifies nested encapsulation headers and distinguishes application proxying from cryptographic network tunneling. Common Misconception: Users often assume 'Incognito Mode' in browsers hides their activity from their ISP. Incognito mode only prevents local browser history storage; all network packets remain completely visible to the ISP unless an encrypted VPN is active.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: Which layer of the 7-layer OSI model is directly responsible for end-to-end communication, port number multiplexing, and reliable segment transmission?

A) Layer 2 - Data Link Layer

B) Layer 3 - Network Layer

C) Layer 4 - Transport Layer

D) Layer 7 - Application Layer

CORRECT: OPTION C • *Explanation:* Layer 4 (Transport Layer) manages end-to-end transport between applications, handling port multiplexing, segmentation, and reliability mechanisms (such as TCP handshakes and retransmissions).

Review Q2: What is the four-step sequence executed by Dynamic Host Configuration Protocol (DHCP) to lease network settings to a connecting device?

A) Discover, Offer, Request, Acknowledge (DORA)

B) SYN, SYN-ACK, ACK, FIN

C) Connect, Verify, Transmit, Disconnect

D) Query, Lookup, Resolve, Cache

CORRECT: OPTION A • *Explanation:* DHCP leases local IP addresses via the DORA sequence: client Discovers, server Offers, client Requests, and server Acknowledges the configuration.

Review Q3: How does an encrypted Virtual Private Network (VPN) tunnel protect user privacy compared to an unencrypted web proxy?

A) A VPN physically cuts the ISP cable and replaces it with optical laser beams

B) A VPN encrypts all device traffic inside a cryptographic tunnel, hiding destination IPs and data payloads from the local ISP and local network eavesdroppers

C) A VPN deletes all cookies from the destination web server before the page loads

D) A VPN increases bandwidth by 500% to overwhelm surveillance algorithms

CORRECT: OPTION B • *Explanation:* A VPN encapsulates and encrypts all network packets at the network layer. The local ISP and network eavesdroppers observe only opaque encrypted ciphertext destined for the VPN server.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

OSI Model
A 7-layer conceptual framework developed by ISO to standardize telecommunication and network system functions.

Encapsulation
The process of wrapping lower-layer protocol headers and trailers around higher-layer data payloads as information descends the protocol stack.

DHCP

Dynamic Host Configuration Protocol: a network protocol that automatically assigns IP addresses, subnet masks, and gateway parameters to client devices.

Jitter

The statistical variation and inconsistency in packet transit latency across a network connection.

VPN

Virtual Private Network: an encrypted cryptographic tunnel that protects data confidentiality and hides traffic from local network observers.

Proxy

An application-layer intermediary server that forwards client requests to external servers, hiding client IP but lacking full-packet cryptographic encapsulation.

UNIT C: BEHAVIORIST AI

CHAPTER 13: MODELLING AN AGENT'S DECISIONS


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *To conquer any complex domain, one must first formalize its mathematical essence! Fools bumble through engineering by blind trial and error, stumbling into pitfalls; DOOM transforms chaotic reality into a rigorous Markov Decision Process (MDP)! When an agent perceives the world, it must operate upon discrete States, choose from defined Action spaces, and navigate Transition probabilities toward maximal discounted Return. You shall master the Markov Property: the future is independent of the past given the present. Calculate the discounted returns, map spatial state boundaries, and command the mathematical architecture of autonomous choice!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Formalize sequential decision-making problems using the Markov Decision Process (MDP) mathematical framework.
- State and verify the Markov Property within state transition probability functions.
- Calculate discounted cumulative returns (G_t) using a temporal discount factor (γ).
- Trace spatial boundary transitions, wall collisions, and terminal absorbing states in grid-world benchmark environments.

◆ TECHNICAL EXPOSITION

◇ 13.1 Mathematical Foundations: Markov Decision Processes (MDPs)

To evaluate decision-making rigorously, computer scientists model sequential choice problems as a **Markov Decision Process (MDP)**. An MDP is formally defined by the 4-tuple $\langle S, A, P, R, \gamma \rangle$:

1. **State Space (S):** The set of all possible environmental configurations the agent can observe.
2. **Action Space (A):** The set of all valid commands available to the agent (e.g., `LEFT`, `RIGHT`, `SUCK`).
3. **Transition Probability Function ($P(s' \mid s, a)$):** The conditional probability that taking action a in state s leads to next state s'. In deterministic environments, $P = 1.0$ for the designated next state.
4. **Reward Function ($R(s, a, s')$):** A scalar function specifying the immediate numerical reward emitted when transitioning from state s to s' via action a.
5. **Discount Factor ($\gamma \in [0, 1)$):** A mathematical factor weighting the present value of future rewards.

◇ 13.2 The Markov Property

The core assumption underpinning all MDP theory is the **Markov Property**:

$$P(S_{t+1} = s' \mid S_t = s_t, A_t = a_t, S_{t-1} = s_{t-1}, A_{t-1} = a_{t-1}, \ldots, S_0 = s_0) = P(S_{t+1} = s' \mid S_t = s_t, A_t = a_t)$$

Plain-Language Meaning: **'The future is independent of the past, given the present.'** To determine where the agent will land next, all historical trajectories, past paths, and prior decisions are irrelevant; the *current state* s_t encapsulates all information required to model future transitions. If state representations omit critical facts (such as velocity or hidden obstacles), the environment becomes **Partially Observable (POMDP)**.

◇ 13.3 Concrete Anchor: The Two-Tile Vacuum World

Consider the canonical benchmark world: two adjacent floor tiles, **Tile A** (left) and **Tile B** (right):



State = (robot position, dirt A, dirt B) e.g. s_1 = (A, 1, 1): robot at A, both tiles dirty

2 positions × 2 × 2 dirt values = 8 states · actions: LEFT, RIGHT, SUCK

Figure 13.1 — The two-tile vacuum world: state = (robot position, dirt A, dirt B), giving 8 possible states.

- **State Tuple Representation:** `(robot_position, tile_A_dirt, tile_B_dirt)`
- `dirt = 1` indicates dirty; `dirt = 0` indicates clean.
- Total discrete states: 2 positions × 2 states for A × 2 states for B = 8 states!
- State $s_1 = (A, 1, 1)$: Robot is at Tile A; both tiles are dirty.
- State $s_2 = (A, 0, 1)$: Robot is at Tile A; Tile A is clean, Tile B is dirty.
- State $s_3 = (B, 0, 1)$: Robot is at Tile B; Tile A is clean, Tile B is dirty.
- State $s_4 = (B, 0, 0)$: Robot is at Tile B; both tiles are clean (**Terminal State**).
- **Actions:** `A = {LEFT, RIGHT, SUCK}`
- **Boundary Physics:** Executing `LEFT` while in Tile A results in a collision with the left perimeter wall. The robot remains in Tile A with a boundary penalty: $(A, d_A, d_B) \xrightarrow{\text{LEFT}} (A, d_A, d_B)$, Reward = -1.

◇ 13.4 Rewards and Discounted Cumulative Return (G_t)

An agent seeks to maximize the **cumulative discounted return** (G_t), defined as the sum of future discounted rewards from time step t onward:

$$G_t = R_{t+1} + \gamma R_{t+2} + \gamma^2 R_{t+3} + \gamma^3 R_{t+4} + \ldots = \sum_{k=0}^{\infty} \gamma^k R_{t+k+1}$$

- **The Discount Factor (γ):**
- If $\gamma = 0$: The agent is totally 'myopic'—it cares exclusively about the immediate reward R_{t+1} and ignores all future consequences.
- As $\gamma \to 1$: The agent becomes 'farsighted', treating distant future rewards with high importance.
- Discounting guarantees mathematical convergence of infinite sums and accounts for temporal uncertainty.

MEANWHILE IN LATVERIA...

Deep beneath Castle Doom, automated titanium transport convoys navigate the magma-adjacent labyrinth connecting geothermal generators to the cybernetics foundry. Formulated as a high-dimensional MDP, the convoys evaluate thermal boundary states, junction track switches, and rail friction. Operating with a discount factor of $\gamma = 0.95$, the automated convoys select paths that avoid thermal hazards, delivering titanium ingots to the armory on schedule with zero track collisions. In Latveria, mathematics guarantees logistics!

CONSTRUCTIVIST LABORATORY

Two-Tile Vacuum World Discounted Return Calculation

1. GOAL

Calculate step-by-step immediate rewards and evaluate the total discounted return G_0 for an action trajectory in the Two-Tile Vacuum World.

2. PREPARATION

A pencil, calculator, and Two-Tile Vacuum World trajectory worksheet. Initial state: s_0 = (A, 1, 1). Parameters: Discount factor γ = 0.9. Reward schedule: Sucking a dirty tile = +10; Movement step = -1; Wall collision = -2.

3. TASK

Step 1: Inspect the starting state s_0 = (A, 1, 1). Both tiles are dirty.
Step 2: Trace Step 1: Execute `SUCK`. Tile A becomes clean. Next state s_1 = (A, 0, 1). Immediate reward R_1 = +10.
Step 3: Trace Step 2 (Flawed move): Execute `LEFT` (Wall collision!). The robot bounces off the wall and remains in Tile A. Next state s_2 = (A, 0, 1). Immediate reward R_2 = -2.
Step 4: Trace Step 3: Execute `RIGHT`. Robot moves to Tile B. Next state s_3 = (B, 0, 1). Immediate reward R_3 = -1.
Step 5: Trace Step 4: Execute `SUCK`. Tile B becomes clean. Next state s_4 = (B, 0, 0) [Terminal State]. Immediate reward R_4 = +10.
Step 6: Compute the cumulative discounted return G_0:
G_0 = R_1 + (0.9)^1 * R_2 + (0.9)^2 * R_3 + (0.9)^3 * R_4
G_0 = 10 + 0.9 * (-2) + 0.81 * (-1) + 0.729 * (10)
G_0 = 10 - 1.80 - 0.81 + 7.29 = 14.68.
Step 7: Contrast this with the OPTIMAL trajectory without the collision (`[SUCK, RIGHT, SUCK]`):
G_0 = 10 + 0.9 * (-1) + 0.81 * (10) = 10 - 0.9 + 8.1 = 17.20.

4. OBSERVATION

Record trajectory comparison:
- Flawed Trajectory (with wall bump): G_0 = 14.68
- Optimal Trajectory: G_0 = 17.20
- Difference: The single wall collision cost the agent 2.52 return points! Because rewards are discounted over time, delaying the final clean state from Step 3 to Step 4 reduced its discounted value from 8.10 down to 7.29.

5. REFLECTION

How does the mathematical discount factor γ incentivize an autonomous agent to reach goals quickly rather than procrastinating? What would happen to the return G_0 if an agent looped infinitely in a world where γ = 1.0 and all step rewards were negative?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correct calculation validates G_0 = 14.68 for the flawed trajectory and G_0 = 17.20 for the optimal sequence. Common Misconception: Beginners often forget to square and cube the discount factor for subsequent time steps, mistakenly multiplying all future rewards by a flat 0.9. The exponent k in γ^k strictly tracks the temporal distance into the future.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: What is the core defining principle of the Markov Property in sequential decision problems?

A) The agent must remember every single action it has ever executed since booting up

B) The probability distribution of the next state depends solely on the current state and action, independent of the historical path taken to reach it

C) All actions have an equal probability of 50%

D) Rewards must be paid in cryptocurrency

CORRECT: OPTION B • *Explanation:* The Markov Property asserts that the current state s_t provides a sufficient statistic for the future: historical trajectory information adds no predictive power for state transitions beyond the current state.

Review Q2: In an MDP with discount factor γ = 0.9, an agent receives immediate rewards R1 = 10, R2 = -1, and R3 = 10. What is the cumulative discounted return G0?

A) 19.00

B) 17.20

C) 15.30

D) 10.00

CORRECT: OPTION B • *Explanation:* G0 = 10 + (0.9 * -1) + ((0.9)^2 * 10) = 10 - 0.9 + (0.81 * 10) = 10 - 0.9 + 8.1 = 17.20.

Review Q3: In the Two-Tile Vacuum World, what occurs if the agent occupies Tile A and executes the action 'LEFT'?

A) The robot falls off the edge of the world into a black hole

B) The robot encounters a boundary wall collision, remaining in Tile A and incurring a movement penalty

C) Tile A automatically cleans itself

D) The robot teleports to Tile B

CORRECT: OPTION B • *Explanation:* Standard grid-world physics models wall collisions as bounce-back transitions: the agent remains in its current tile while incurring the negative step reward associated with an invalid move.

CHAPTER TERMINOLOGY

MDP
Markov Decision Process: a formal mathematical framework for modeling sequential decision-making where outcomes are partly random and partly under control.

Markov Property
The mathematical condition where the conditional probability distribution of future states depends solely on the present state and action.

State Space
The comprehensive set of all distinct valid environmental configurations (S) that an agent can inhabit or observe.

Discount Factor
A scalar parameter (γ) between 0 and 1 that discounts future rewards, modeling temporal preference and ensuring finite return sums.

Discounted Return
The cumulative sum of future rewards discounted exponentially by the factor γ at each progressive time step.

Terminal State
An absorbing state in an episodic MDP that signals task completion and terminates the episode, yielding zero future rewards.

UNIT C: BEHAVIORIST AI

CHAPTER 14: A WORKED Q-LEARNING EXAMPLE


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *The theoretical framework of decision-making is complete; now you shall build the algorithmic engine that solves it! Q-Learning requires no pre-programmed omniscience of the world's inner mechanics. It does not whine for a pre-built map; it learns truth directly from the friction of reality! Through the mathematical brilliance of Richard Bellman's equation, an agent updates its Q-table step by step, bootstrapping current estimates against future possibilities. DOOM demands algorithmic mastery! You shall calculate temporal difference errors, trace multi-step updates across episodes, and observe how distant rewards illuminate earlier choices with mathematical certainty. Compute with rigor!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Explain model-free reinforcement learning and dissect the components of the Bellman Temporal Difference Q-update equation.
- Perform manual multi-step numerical updates to a tabular Q-matrix across sequential learning episodes.
- Explain the concepts of off-policy learning, bootstrapping, and the role of the learning rate parameter (α).
- Compare tabular Q-learning with SARSA, Model-Based RL, and Deep Q-Networks (DQN).

◆ TECHNICAL EXPOSITION

◇ 14.1 Model-Free Reinforcement Learning and the Q-Table

In many complex environments, an autonomous agent does not possess the transition probabilities $P(s' \mid s, a)$ or the reward function R. It cannot 'look up' the rules of the world. **Model-free reinforcement learning** solves this problem by allowing the agent to learn strictly from sampled experience tuples: $(s_t, a_t, r_{t+1}, s_{t+1})$.

In **Tabular Q-Learning**, the agent maintains a 2D lookup table—the **Q-Table**—where rows represent environmental States (s) and columns represent Actions (a). Each entry $Q(s, a)$ stores the expected cumulative discounted return the agent can achieve by executing action a in state s and behaving optimally thereafter:

Q-TABLE · EVERY VALUE STARTS AT 0.0

STATE	LEFT	RIGHT	SUCK
s_1 (A, 1, 1)	0.0	0.0	0.0
s_2 (A, 0, 1)	0.0	0.0	0.0
s_3 (B, 0, 1)	0.0	0.0	0.0

Rows are states (robot position, dirt A, dirt B); columns are actions. Learning fills in the values.

Figure 14.1 — The Q-table: rows are states, columns are actions, and every value starts at 0.0.

◇ 14.2 The Bellman Temporal Difference (TD) Equation

Whenever the agent takes action a in state s, receives reward r, and lands in new state s', it updates $Q(s, a)$ using the **Bellman Temporal Difference update rule**:

$$Q(s, a) \leftarrow Q(s, a) + \alpha \times [r + \gamma \max_{a'} Q(s', a') - Q(s, a)]$$

Dissect each mathematical component:

- **$Q(s, a)$:** The current (old) estimate of the action's value.
- **$\alpha \in (0, 1]$ (Learning Rate):** How aggressively the agent updates its estimate. If $\alpha = 1.0$, the agent completely overwrites its old estimate with the new experience; if $\alpha = 0.5$, it blends new evidence equally with historical knowledge.
- **r:** The immediate scalar reward received.

- $\gamma \in [0, 1)$ **(Discount Factor):** How much the agent values future rewards.
- $\max_{a'} Q(s', a')$**:** The maximum Q-value available from the *next* state s' across all possible actions a'.
- $[r + \gamma \max_{a'} Q(s', a')]$**:** The **TD Target**—the newly observed evidence of what this move was worth.
- $\delta = \text{TD Target} - Q(s, a)$**:** The **Temporal Difference (TD) Error**—the discrepancy between reality and expectation.

◇ 14.3 Core Algorithmic Properties: Off-Policy and Bootstrapping

- **Off-Policy Control:** Notice that the update uses $\max_{a'} Q(s', a')$ (the best possible action in s'), *regardless of what exploratory action the agent actually chooses next*! Q-learning learns the optimal target policy even while following an exploratory behavior policy (like ε-greedy).
- **Bootstrapping:** The algorithm updates one estimate using *other existing estimates* without waiting for the full episode to terminate.

◇ 14.4 Comparison: Q-Learning vs SARSA vs DQN

- **SARSA (On-Policy TD Control):** Updates using the actual next action a' chosen by the policy: $Q(s, a) \leftarrow Q(s, a) + \alpha[r + \gamma Q(s', a') - Q(s, a)]$. SARSA is more cautious around dangerous cliffs.
- **Deep Q-Networks (DQN):** Tabular Q-learning fails when state spaces have millions of states (like camera video frames). DQN replaces the physical 2D lookup table with a deep neural network function approximator that predicts $Q(s, a)$ from raw pixel inputs.

MEANWHILE IN LATVERIA...

Inside Castle Doom's subterranean cyber-tactical proving grounds, autonomous miniature tracked recon drones learn to navigate unmapped collapsed tunnel networks. Guided by tabular Q-learning algorithms executing on low-power 32-bit microcontrollers, the recon drones explore unfamiliar caverns, updating their on-board Q-tables across hundreds of practice runs. Without receiving a single pre-drawn blueprint, the drones backpropagate goal discoveries into earlier tunnel junctions, synthesizing the optimal zero-collision reconnaissance route under the sovereign guidance of Doctor Doom!

CONSTRUCTIVIST LABORATORY

Scripted 6-Step Q-Table Numerical Replay

1. GOAL

Manually compute Bellman temporal difference updates across two consecutive learning episodes, proving how goal rewards backpropagate into earlier states.

2. PREPARATION

A 3-state, 2-action Q-table worksheet (States s1, s2, s3; Actions LEFT, RIGHT). Parameters: Learning rate α = 0.5, Discount factor γ = 0.9. Initial Q-values all 0.0. Environment rules: Reaching s3 gives Goal Reward +10 and ends the episode; all other moves incur step penalty -1.

3. TASK

Step 1: Initialize all Q(s, a) = 0.0.
Step 2: Episode 1, Step 1: Agent starts at s1. Takes action `RIGHT`. Moves to state s2. Receives reward r = -1.
TD Target = -1 + 0.9 * max(Q(s2, LEFT), Q(s2, RIGHT)) = -1 + 0.9 * max(0, 0) = -1.0.
TD Error = -1.0 - 0.0 = -1.0.
Update: Q(s1, RIGHT) = 0.0 + 0.5 * (-1.0) = -0.5.
Step 3: Episode 1, Step 2: Agent at s2. Takes action `RIGHT`. Lands in s3 (Goal!). Receives reward r = +10. (Episode ends; s3 is terminal so max Q(s3, a') = 0).
TD Target = +10 + 0.9 * (0) = 10.0.
Update: Q(s2, RIGHT) = 0.0 + 0.5 * (10.0 - 0.0) = +5.0.
Step 4: Inspect table after Episode 1: Q(s1, RIGHT) = -0.5; Q(s2, RIGHT) = +5.0.
Step 5: Episode 2, Step 3: Agent resets to s1. Takes action `RIGHT`. Lands in s2. Receives reward r = -1.
TD Target = -1 + 0.9 * max(Q(s2, LEFT), Q(s2, RIGHT)) = -1 + 0.9 * max(0.0, 5.0) = -1 + 0.9 * (5.0) = -1 + 4.5 = +3.5!
TD Error = +3.5 - (-0.5) = +4.0.
Update: Q(s1, RIGHT) = -0.5 + 0.5 * (4.0) = +1.5!
Step 6: Observe the transformation: Q(s1, RIGHT) flipped from negative (-0.5) to strongly positive (+1.5)!

4. OBSERVATION

Record Q-value evolution table:
- Initial: Q(s1, R) = 0.0, Q(s2, R) = 0.0
- After Ep 1 Step 1: Q(s1, R) = -0.5 (Feels only the movement penalty)
- After Ep 1 Step 2: Q(s2, R) = +5.0 (Discovers the massive +10 goal)
- After Ep 2 Step 1: Q(s1, R) = +1.5! (The knowledge of the goal at s3 backpropagated across s2 into s1!).

5. REFLECTION

Why was Q(s1, RIGHT) negative after Episode 1, but became positive in Episode 2 even though the agent took the exact same action and received the exact same -1 immediate reward? How does bootstrapping allow distant goal rewards to propagate backward across time?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Numerical trace confirms Q(s1, RIGHT) = +1.5 after Episode 2. Common Misconception: Beginners often think Q-learning requires an agent to reach the goal before it can update any values. In truth, updates happen on every single step; however, positive values only begin propagating once a non-zero reward is discovered downstream.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: An agent is at state s and takes action a, landing in state s' with reward r = +2. Given Q(s, a) = 1.0, learning rate α = 0.5, discount factor γ = 0.9, and max Q(s', a') = 10.0, what is the updated Q(s, a)?

A) 4.5

B) 6.0

C) 11.0

D) 1.5

CORRECT: OPTION B • *Explanation:* TD Target = 2 + (0.9 * 10.0) = 2 + 9.0 = 11.0. TD Error = 11.0 - 1.0 = 10.0. New Q = 1.0 + (0.5 * 10.0) = 1.0 + 5.0 = 6.0.

Review Q2: Why is Q-learning classified as an 'off-policy' reinforcement learning algorithm?

A) It can only run when the computer is turned off

B) The Bellman update evaluates the value of the greedy optimal action (max Q) regardless of what exploratory action the agent actually selects

C) It does not require any reward signals from the environment

D) It strictly prohibits the agent from exploring new moves

CORRECT: OPTION B • *Explanation:* Q-learning is off-policy because it updates its state-action values toward the optimal policy (using max Q(s', a')) while the agent may be actively executing an exploratory, non-optimal behavior policy (like ε-greedy).

Review Q3: When does tabular Q-learning become impractical, necessitating Deep Q-Networks (DQN)?

A) When the environment has only 2 states

B) When the state space becomes continuous or extremely large (such as raw camera video pixels), making a physical 2D lookup table impossible to store

C) When the learning rate α is set to 0.5

D) When the discount factor γ is less than 1.0

CORRECT: OPTION B • *Explanation:* When an agent operates in continuous or high-dimensional state spaces (like 1080p camera frames or robot joint angles), a tabular matrix would require billions of gigabytes of memory. Deep Q-Networks solve this by using neural networks as function approximators.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

Q-Learning
A model-free, off-policy temporal difference reinforcement learning algorithm that learns the optimal action-value function Q(s, a).

Q-Table
A 2D matrix storing estimated expected cumulative returns for every discrete State-Action pair in tabular reinforcement learning.

Bellman Equation
The foundational recursive relationship in dynamic programming decomposing the value of a state or action into an immediate reward plus discounted future value.

Temporal Difference
A class of learning methods that update value estimates based on the difference (error) between successive estimates across time steps.

Learning Rate
A hyperparameter (α) determining the step size and weighting with which newly observed feedback overrides historical value estimates.

Bootstrapping
The mechanism of updating an estimate based on other existing estimates without waiting for the final outcome of an episode.

SARSA
An on-policy temporal difference RL algorithm that updates Q-values using the actual action a' selected by the current behavioral policy.

Deep Q-Network
A reinforcement learning architecture that replaces tabular Q-matrices with deep neural networks to approximate values in vast state spaces.

UNIT C: BEHAVIORIST AI

CHAPTER 15: APPLICATIONS, REVIEW AND LIMITS


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *Beware the hubris of the ungrounded theorist! To train an agent in a sterile computer simulation is child's play; to deploy that machine upon the harsh, unpredictable physical earth is the true crucible of engineering. DOOM demands that you know the boundaries of your models! Real sensors carry thermal noise; real environments are partially observable; real network commands suffer latency and dropouts. You shall not mistake a lucky simulation run for scientific proof! You shall learn what constitutes genuine empirical evidence, guard against stale network packets, and bridge the sim-to-real gap with titanium discipline!*

SOVEREIGN LEARNING OBJECTIVES

- Formulate spatial grid navigation and game problems as formal state-action spaces.
- Delineate clear system boundaries between local hardware reflexes, edge AI inference, and remote network telemetry.
- Identify critical limitations of simplified models: partial observability (POMDPs), sensor noise, and the sim-to-real gap.
- Define what constitutes rigorous empirical scientific evidence of genuine machine learning through controlled baseline benchmarking.

◆ TECHNICAL EXPOSITION

◇ 15.1 Real-World System Boundaries: Local Reflex vs Remote Network

In modern cyber-physical robotics, computation is distributed across three distinct tiers:

ARCHITECTURE TIER	HARDWARE PLATFORM	EXECUTION LATENCY	OPERATIONAL RESPONSIBILITY
Tier 1: Hardware Reflex	Dedicated microcontroller / interrupts	**Sub-millisecond (< 1 ms)**	**Life-safety:** Emergency bumper stop, cliff drop detection, motor current overload cut-off
Tier 2: Edge AI Policy	On-board processor (ARM / MCU)	**10 to 100 ms**	**Local Autonomy:** Reactive subsumption, obstacle navigation, Q-learning policy inference
Tier 3: Cloud Telemetry	Remote web servers over Wi-Fi/LTE	**100 ms to 10 seconds**	**Management:** Room coverage logging, map visualization on phone apps, scheduling

The Golden Rule of Autonomous Safety: *Safety-critical reflexes must NEVER depend on network connectivity!* If a robot vacuum approaches a staircase, it must never query a cloud server for permission to halt. Local Tier 1 optical cliff sensors must interrupt motor power directly on the physical board.

◇ 15.2 Handling Network Fragility: Stale Packet Rejection

When an agent accepts commands over wireless networks (e.g., a phone app sending a 'PAUSE' command), network latency or packet buffering can introduce dangerous timing anomalies. If a user presses 'PAUSE', but the packet is delayed for 90 seconds due to Wi-Fi bufferbloat, executing that command 90 seconds later when the robot has already entered a different room could cause severe operational errors!

Robust Protocol Defense:

Every network command must include a **Timestamp** and a monotonically increasing **Sequence Identifier**. The robot checks: `IF (current_time - packet_timestamp > 2.0 seconds) THEN DISCARD(packet)`. Stale packets are rejected immediately!

◇ 15.3 The Limitations of Simplified Models

In textbooks, models assume clean, deterministic, fully observable worlds. In the physical realm, three severe limitations emerge:

1. **Partial Observability (POMDPs):** In a theoretical MDP, the agent knows the complete environmental state. In reality, an agent has a **Partially Observable Markov Decision Process (POMDP)**. Sensors have blind spots; dirt is hidden underneath low sofas; internal wheel encoders slip on slick tiles, making the robot uncertain of its true spatial position.
2. **Sensor Noise and Rail Sag:** As battery voltage discharges from 4.2V down to 3.4V, analog reference voltages sag, shifting ADC quantization thresholds. Dust accumulates on optical lenses, steadily altering resistance readings.
3. **The Simulation-to-Reality (Sim-to-Real) Gap:** An agent trained in a frictionless computer simulation learns policies that exploit the simulator's physics engine. When deployed on physical hardware, real-world carpet friction, motor backlash, and battery resistance cause the simulation-trained policy to fail completely.

◇ 15.4 What Constitutes Empirical Scientific Evidence of Learning?

Novice students frequently make false claims of 'AI learning'. We must enforce rigorous scientific criteria:

- **What is NOT Evidence of Learning:**

- Displaying a score on a screen (passive display is not an adaptive mechanism).
- Changing an LED color when a bumper is pressed (that is a fixed reflex rule, not learning).
- Switching modes from CLEAN to DOCK (that is a hardcoded state machine transition).
- A single lucky run where the robot quickly found the goal (luck is not policy convergence!).
- **What IS Genuine Evidence of Learning:**

1. **Adaptive Mechanism:** The system must update an internal policy or action-value estimate based on feedback.
2. **Controlled Baseline Comparison:** Performance must be systematically benchmarked against two controls: a **Random Agent** and a **Fixed-Heuristic Agent**.
3. **Statistical Replication:** The agent must demonstrate statistically significant improvement (more dirt cleaned in fewer steps) across at least 30 repeated trials from randomized starting conditions.

MEANWHILE IN LATVERIA...

Within the sovereign cybernetic proving grounds of Castle Doom, Doombot sub-commanders are evaluated under extreme adversarial stress. Doctor Doom never accepts simulated success as proof of combat readiness! Each automaton is deployed onto physical granite terrain, subjected to electromagnetic blinding pulses, and evaluated across thirty live obstacle courses. Only units whose neural controllers demonstrate statistically verified adaptation under severe physical noise earn the seal of Latverian field deployment. Theory is cheap; reality submits only to verified empirical mastery!

CONSTRUCTIVIST LABORATORY

2x2 Grid Game MDP Formulation and Empirical Learning Evaluation

1. GOAL

Formulate a formal 2x2 grid navigation MDP and design a rigorous 30-trial empirical testing protocol comparing Random, Fixed, and Learning agents.

2. PREPARATION

A 2x2 spatial grid map: Tile (0,0) Start; Tile (0,1) Trap (-5 penalty); Tile (1,0) Open (-1 step cost); Tile (1,1) Goal (+10 reward); evaluation protocol worksheet.

3. TASK

Step 1: Formally define the MDP 4-tuple:
- State Space S = {(0,0), (0,1), (1,0), (1,1)}
- Action Space A = {UP, DOWN, LEFT, RIGHT}
- Boundary rules: Moving off grid bounces back to same tile with -1 penalty.

Step 2: Specify the baseline evaluation protocol: Define three controller variants:
- Controller A (Random Agent): Uniform random action selection.
- Controller B (Fixed Rule Agent): Hardcoded deterministic rule: `Always move RIGHT, then move UP`.
- Controller C (Q-Learning Agent): Tabular Q-learning with $\alpha = 0.5$, $\gamma = 0.9$, $\varepsilon = 0.1$.

Step 3: Execute a simulated 30-trial test run where starting positions are randomized between (0,0) and (0,1).
Step 4: Record performance metrics: Average Steps to Goal and Average Cumulative Return across the final 10 trials.
Step 5: Analyze the results: Show why Controller B fails when starting at Trap (0,1), while Controller C learns optimal paths from all starting states.

4. OBSERVATION

Record empirical benchmark results:
- Controller A (Random): Highly unstable performance; average steps to goal = 14.6 ± 6.2; frequent trap collisions.
- Controller B (Fixed): Flawless when starting at (0,0) (2 steps!), but catastrophic failure when starting at (0,1)—crashes repeatedly into top wall because fixed rules cannot adapt!
- Controller C (Q-Learning): Initial trials (1–5) exhibit exploratory exploration; by trial 15, Q-values converge; final 10 trials achieve optimal 2-step trajectory from ANY starting state with 100% reliability.

5. REFLECTION

Why is a single successful run completely insufficient to prove that an AI algorithm has successfully learned? Why must learning agents be benchmarked against both random and fixed-heuristic baselines under identical initial conditions?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Empirical validation proves that genuine learning produces statistically significant, repeatable performance gains across diverse starting conditions. Common Misconception: Learners frequently assume that if an algorithm includes an update formula, it must automatically learn. Incorrect hyperparameters (such as learning rate α set too high or zero exploration) can cause divergence or policy oscillation.

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: Why is a robot vacuum's operation in a real living room formally characterized as a Partially Observable Markov Decision Process (POMDP) rather than a pure MDP?

A) The robot's battery only works in the afternoon

B) The robot's sensors cannot observe the complete environmental state (e.g., dirt hidden under furniture, optical sensor dust, wheel slippage)

C) POMDPs are only used for flying drones, not ground robots

D) The robot is legally prohibited from remembering past actions

CORRECT: OPTION B • *Explanation:* In real-world environments, an agent never possesses perfect, complete knowledge of the global state due to sensor blind spots, occlusions, and measurement noise, making the problem partially observable (POMDP).

Review Q2: A connected autonomous robot receives a remote network packet commanding it to 'PAUSE'. Why must the robot check the packet's timestamp or sequence counter before executing the command?

A) To ensure the packet was sent during Latverian business hours

B) To reject stale packets that were delayed by network congestion, preventing the execution of an obsolete command in an altered physical situation

C) To calculate the electricity cost of the Wi-Fi transmission

D) To convert the packet from digital into analog format

CORRECT: OPTION B • *Explanation:* If network congestion buffers a command for minutes, executing that stale command after the robot's physical context has completely changed can cause safety hazards or mission failure. Timestamps ensure stale packets are safely discarded.

Review Q3: Which of the following constitutes valid empirical scientific evidence that an artificial intelligence controller has learned from experience?

A) The programmer wrote an if-else rule changing the robot's LED from blue to green

B) The robot displayed an accuracy score of 95% on its screen during its first test run

C) The agent updated its action-value estimates from reward feedback, achieving statistically significant, repeatable improvements in goal completion across 30 controlled trials compared to a fixed baseline

D) The robot was simulated inside a commercial 3D video game engine

CORRECT: OPTION C • *Explanation:* Scientific evidence of learning requires an active adaptive mechanism (updating estimates from feedback), repeated trials to rule out random luck, and controlled comparisons demonstrating superiority over fixed baselines.

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

POMDP
Partially Observable Markov Decision Process: a generalization of an MDP where the agent cannot directly observe the complete underlying state of the environment.

Sim-to-Real Gap
The performance degradation observed when an AI policy trained in an idealized computer simulator is deployed on physical hardware in the real world.

Stale Command Rejection
A security and safety protocol mechanism that discards delayed network packets whose timestamps exceed an acceptable operational latency threshold.

Empirical Baseline
A standard benchmark controller (such as a random agent or fixed heuristic rule) against which an adaptive learning system is quantitatively evaluated.

Generalization
The ability of a trained machine learning agent to perform successfully in novel, unencountered environmental configurations.

Non-Stationary Environment
An environment whose underlying transition dynamics or reward distributions change over time, requiring continuous adaptive tracking.

UNIT C: BEHAVIORIST AI

CHAPTER 16: DESIGN A CONNECTED SYSTEM


DOOMBOT INTELLIGENCE DIVISION

Unit C · Behaviorist AI

Reactive reflexes, subsumption layers and reinforcement learning

Chapters 5, 6, 13–16
6 CORE CHAPTERS

SENSE · THINK · ACT



SUBSUMPTION LAYERS

LAYER 2 · Goal navigation
suppressed when battery is critical

LAYER 1 · Wander & clean
default behaviour in open space

LAYER 0 · Reflex: avoid obstacle
highest priority: bump → reverse & turn

Lower layers override higher ones

Q-LEARNING GRID

S1 · clean R = 0	S2 · dirt R = +10
S3 · dock R = +5	S4 · stairs R = −50

BELLMAN UPDATE

$$Q(s,a) \leftarrow Q(s,a) + \alpha\,[\,r + \gamma \cdot \max Q(s',a') - Q(s,a)\,]$$



DOOM'S DIRECTIVE // IMPERIAL EDICT

> *You have scaled the three sovereign peaks of computation: Computer Hardware, Computer Networks, and Behaviorist AI. Now you stand at the summit of Castle Doom! A master of computing does not compartmentalize knowledge into sterile academic silos. You shall weave these three disciplines into one magnificent, unified Cyber-Physical System! In this capstone design edict, you will trace an unbroken signal chain: from physical photon stimulus to sensor transduction, across microcontroller buses, through behavioral subsumption reflexes and Q-learning policies, out to actuator motor drivers, and over encrypted network telemetry. Synthesize the machine, isolate its failure modes, and rule the architecture of tomorrow!*

▪ SOVEREIGN LEARNING OBJECTIVES

- Synthesize computer hardware, computer networks, and behaviorist AI into a cohesive cyber-physical system architecture.
- Trace an unbroken end-to-end signal pipeline from physical environmental stimulus through MCU buses, AI policies, actuator drivers, and network telemetry.
- Formulate a multi-layer fault isolation taxonomy distinguishing physical hardware, network transport, and behavioral software errors.
- Design fail-safe degraded operational modes ensuring local physical safety during network blackouts.

◆ TECHNICAL EXPOSITION

◇ 16.1 The Grand Capstone Synthesis: Cyber-Physical Systems (CPS)

Modern intelligent machines are neither pure software nor pure silicon; they are **Cyber-Physical Systems (CPS)**—engineered systems where physical processes are monitored and controlled by integrated computing algorithms and communication networks.




Figure 16.1 — The end-to-end signal chain, from a physical stimulus to network telemetry on the phone app.

◇ 16.2 Multi-Layer Fault Isolation Taxonomy

When an autonomous cyber-physical robot malfunctions, an undisciplined amateur guesses blindly. A Latverian systems engineer isolates faults methodically across the architectural layers:

MALFUNCTION LAYER	ROOT CAUSE FAILURE MODE	DIAGNOSTIC TEST & SYMPTOM	CORRECTIVE ENGINEERING ACTION
Layer 1: Physical / Hardware	Blown fuse, loose wire, broken solder joint, reverse-biased LED	Multimeter reads 0V across component; continuity test shows open loop ('OL')	Re-seat breadboard leads, verify component polarity, replace blown fuse
Layer 2: Electrical Noise	Omission of 0.1 µF decoupling capacitor; inductive motor flyback	Microcontroller spontaneously resets when motors engage; ADC jitter > 100 counts	Add 0.1 µF ceramic bypass capacitors across VCC/GND; add 1N4001 flyback clamp diode
Layer 3: Network Transport	Wi-Fi channel interference, DHCP lease failure, ISP link severed	`ping` default gateway fails; DNS lookup times out; phone app shows 'Offline'	Renew DHCP lease, inspect Wi-Fi credentials, verify local switch port LEDs
Layer 4: Behavioral AI / Policy	Inverted rule priority; reward hacking; un-converged Q-table	Robot spins in tight circles; cleans dirty tile but ignores wall bump	Fix subsumption priority hierarchy; re-shape reward function to penalize spinning

◇ 16.3 Graceful Degradation and Offline Resiliency

The paramount architectural mandate of connected robotics is **Graceful Degradation**:

- When the home Wi-Fi network collapses or the cloud server goes dark, the robot loses high-level telemetry and remote app control.
- **However, local Tier 1 and Tier 2 autonomous loops must continue uninterrupted!**
- The robot enters **Autonomous Degraded Mode**: continuing its cleaning cycle, respecting cliff drop sensors, and returning to its physical charging dock using local infrared homing beams. Local physical safety must never be compromised by external network failures!

MEANWHILE IN LATVERIA...

High upon the jagged crags of Mount Sorcerer, automated titanium harvesting walkers patrol the granite slopes. Each walker represents the ultimate synthesis of Latverian engineering: optical lidar and strain sensors (Hardware) feed local subsumption reflexes and neural path planners (Behaviorist AI), while tactical mesh transceivers stream real-time ore yields to Castle Doom (Networks). When severe alpine blizzards sever satellite communications, the walkers drop seamlessly into autonomous degraded mode: navigating crevasses and harvesting titanium ingots with unyielding precision until communications re-establish. Latveria stands resilient against all disruption!

CONSTRUCTIVIST LABORATORY

Capstone Connected System Blueprint and Multi-Layer Fault Isolation

1. GOAL

Construct an end-to-end architectural system diagram integrating Hardware, Networks, and AI, and solve a 3-part diagnostic scenario isolating physical, network, and algorithmic bugs.

2. PREPARATION

A complete system architecture blueprint worksheet featuring functional blocks for Physical World, Sensor Transduction, Microcontroller, Behavioral AI Engine, Actuator Drivers, and Network Telemetry.

3. TASK

Step 1: Draw the complete 7-stage signal chain connecting an optical sensor to a drive motor and cloud telemetry.
Step 2: Solve Diagnostic Scenario A (The Spinning Robot): A connected robot vacuum powers on, but spins continuously in tight circles. Telemetry shows normal battery and 'CLEANING' status. Diagnostic: Investigate whether this is a physical motor drive failure, an encoder fault, or a reward hack. (Test left vs right wheel motor continuity; inspect optical wheel encoder counts; check if policy is exploiting circular movement rewards).
Step 3: Solve Diagnostic Scenario B (The Phantom App): The owner's phone app displays 'Robot Disconnected / Offline', yet the vacuum is currently navigating the living room and cleaning carpet normally. Diagnostic: Identify which subsystem has failed and which subsystem is working correctly. (Diagnosis: The Tier 3 network/cloud layer is down, but Tier 1 hardware and Tier 2 local reactive AI are operating perfectly in Degraded Mode!).
Step 4: Solve Diagnostic Scenario C (The Blind Sensor): The light indicator reads ADC code 1023 continuously, whether in pitch darkness or direct sunlight. Diagnostic: Is this software hysteresis, ADC failure, or circuit wiring? (Diagnosis: Hardware open circuit; fixed resistor disconnected or pull-down wire severed!).

4. OBSERVATION

Record comprehensive fault isolation matrix:
- Scenario A: Left wheel encoder wire severed (Hardware/Sensor fault); controller detects zero left rotation and commands full power to compensate.
- Scenario B: Home router lost WAN uplink (Network fault); robot gracefully degrades to offline local cleaning mode with zero collision risk.
- Scenario C: Open circuit on analog divider ground leg (Electrical hardware fault); A0 pulled floating to 5V rail continuously.

5. REFLECTION

Why is the architectural separation of local real-time reactive control from high-level network telemetry essential for physical safety? What catastrophic real-world failures occur when autonomous vehicles or medical devices rely on cloud servers for basic safety reflexes?

6. DOOM APPROVES // TITANIUM EVALUATION

Benchmark Outcome: Correctly maps end-to-end signal flow and accurately isolates faults across physical, network, and behavioral layers. Common Misconception: Novices often attempt to fix electrical wiring bugs by rewriting software code, or blame network dropouts on algorithmic bugs. A disciplined engineer tests each layer in sequence using appropriate diagnostic tools (multimeter for hardware, ping for networks, print traces for AI).

◆ MASTERY CHECKPOINT

CHAPTER REVIEW QUESTIONS

Review Q1: What is the correct sequential order of stages in the end-to-end cyber-physical signal chain?

A) Network Telemetry -> Actuator Driver -> CPU -> Sensor Transduction -> Physical Stimulus

B) Physical Stimulus -> Sensor Transduction -> ADC Quantization -> CPU Buses/Registers -> Behavioral AI Evaluation -> Actuator Driver -> Network Telemetry

C) AI Policy -> ADC Quantization -> Physical Stimulus -> Actuator Driver -> Network

D) Storage -> RAM -> CPU -> GPU -> Screen

CORRECT: OPTION B • *Explanation:* Physical energy strikes the sensor (stimulus), is converted to voltage (transduction), digitized (ADC quantization), read into CPU registers, evaluated by the AI policy, commands motor drivers, and logs telemetry over the network.

Review Q2: An autonomous connected cleaning robot loses Wi-Fi connectivity when the home Internet router loses power. What should occur under proper graceful degradation design?

A) The robot must immediately shut off all power and lock its wheels in place

B) The robot continues executing its local reactive cleaning and obstacle-avoidance loops autonomously, logging telemetry locally until network connectivity is restored

C) The robot sounds a piercing alarm and self-destructs

D) The robot connects directly to a microwave oven to continue cleaning

CORRECT: OPTION B • *Explanation:* Under graceful degradation, loss of external network connectivity only disables remote telemetry and smartphone app control; the local reactive Sense-Think-Act loops continue operating safely and autonomously on-board.

Review Q3: A connected robot's smartphone app reports 'Device Offline', but the robot is observed actively navigating the room and cleaning carpet safely without hitting obstacles. What layer of the system has failed?

A) Tier 1 hardware motor drivers

B) Tier 2 local reactive subsumption architecture

C) Tier 3 network communications / cloud telemetry

D) The battery has failed completely

CORRECT: OPTION C • *Explanation:* Because the robot is physically moving and avoiding obstacles, its on-board sensors, CPU, and motor actuators are fully functional. The fault is strictly isolated to Tier 3 (the Wi-Fi transceiver, local router, or cloud telemetry server).

◆ LATVERIAN CODEX

CHAPTER TERMINOLOGY

System Architecture
The conceptual model that defines the structure, behavior, subsystems, and interface boundaries of a complex integrated system.

Signal Chain
The sequential series of electronic circuits, converters, processors, and network protocols through which a signal passes from input to output.

Transduction
The physical process of converting one form of energy (such as light, pressure, or heat) into an electrical signal.

Telemetry
The automated collection and wireless transmission of data from remote sensors and systems for monitoring and analysis.

Fault Isolation
The systematic diagnostic methodology of identifying the exact physical, electrical, or software subsystem responsible for a malfunction.

Degraded Mode
A resilient operational state where a system maintains core safety-critical functions despite the failure of secondary subsystems (such as network loss).

Cyber-Physical System
An engineered system integrating physical dynamics with computational algorithms, embedded hardware, and networked communications.



VERIFIED TEST BANK: 46 PRACTICE QUESTIONS

Contains 20 True/False, 20 Multiple Choice, and 6 Substantive Open-Ended Questions aligned with Stage 2 learning objectives.

PART A: TRUE OR FALSE (20 QUESTIONS)

TF01 HARDWARE Unsaved work held only in RAM can be lost when the computer loses power.

Source: Hardware A1 and A2

TF02 HARDWARE One byte contains four bits.

Source: Hardware A3

TF03 HARDWARE The CPU carries out program instructions.

Source: Hardware A5

TF04 HARDWARE A light sensor's main job is to turn a motor.

Source: Hardware B1 and B12

TF05 HARDWARE An analog-to-digital converter turns an input voltage into a number the program can use.

Source: Hardware B7

TF06 HARDWARE In the module's simple LED circuit, the current-limiting resistor can be removed because an LED limits its own current safely.

Source: Hardware B8

TF07 HARDWARE A motor that needs more current than a controller pin can supply needs a suitable driver circuit.

Source: Hardware B9

TF08 NETWORKS Devices on a working local network can sometimes communicate even when the Internet connection is unavailable.

Source: Network Fundamentals 01 and 02

TF09 NETWORKS Every network that uses Wi-Fi is a wide area network.

Source: Network Fundamentals 02

TF10 NETWORKS A switch can forward data frames between devices on a local network.

Source: Network Fundamentals 04

TF11 NETWORKS DNS normally sends the complete webpage to your browser.

Source: Network Fundamentals 06 and 07

TF12 NETWORKS An IP address and a MAC address have exactly the same job.

Source: Network Fundamentals 05

TF13 NETWORKS UDP does not itself guarantee that data arrives in order.

Source: Network Fundamentals 07 and Beginner Prerequisites packets

TF14 NETWORKS Higher bandwidth always means lower delay.

Source: Network Fundamentals 13

TF15 AI BEHAVIOUR A robot's dirt-sensor reading is an observation.

Source: AI Behaviour 2

TF16 AI BEHAVIOUR An automatic door can open by following a fixed rule without learning.

Source: AI Behaviour 2 and 3

TF17 AI BEHAVIOUR A robot switching from CLEAN mode to RETURN mode proves that it has learned.

Source: AI Behaviour 3

TF18 AI BEHAVIOUR Showing a score after each action is enough to make a controller learn, even if it never updates anything from experience.

Source: AI Behaviour 4

TF19 AI BEHAVIOUR Trying an unfamiliar action to gather experience is an example of exploration.

Source: AI Behaviour 4

TF20 AI BEHAVIOUR A robot that succeeds in a computer simulation is guaranteed to succeed on a real floor.

Source: AI Behaviour Training and use and 9

PART B: MULTIPLE CHOICE (20 QUESTIONS)

MC01 HARDWARE Which part carries out the instructions of a program?

A. Monitor
B. CPU
C. Keyboard
D. Speaker

Source: Hardware A1

MC02 HARDWARE The four binary positions have values 8, 4, 2 and 1, from left to right. What decimal number does 0101 represent?

A. 2
B. 4
C. 6
D. 5

Source: Hardware A3

MC03 HARDWARE An AND gate outputs 1 only when both inputs are 1. What is its output when the inputs are 1 and 0?

A. 0
B. 1
C. 2
D. It cannot be decided from the rule

Source: Hardware A4

MC04 HARDWARE In fetch-decode-execute, what happens during the fetch step?

A. The monitor displays every saved file
B. The keyboard stores the next program
C. The CPU gets the next instruction from memory
D. The computer deletes its instructions

Source: Hardware A5

MC05 HARDWARE Which set is suitable for a simple automatic light indicator?

A. Light sensor, microcontroller and LED
B. Microphone, printer and paper
C. Speaker, keyboard and mouse
D. Hard drive, router and screen only

Source: Hardware A6 B1 and B5

MC06 HARDWARE In the module's light-sensor circuit, a darker room gives a higher sensor reading. The room becomes darker. What should happen to the reading?

A. It must become zero
B. It should increase
C. It should decrease
D. It becomes a sound

Source: Hardware B6 and B7

MC07 HARDWARE An LED does not light in a low-voltage learning circuit. What is a sensible first action before changing its wiring?

A. Connect it to a wall socket
B. Remove its current-limiting resistor
C. Increase the supply without checking ratings
D. Disconnect power, then check the wiring and LED direction

Source: Hardware B4 and B15

MC08 NETWORKS Which example is a local area network?

A. All networks in the world
B. A company's links between distant countries
C. Computers connected within one classroom
D. A link joining offices in different cities

Source: Network Fundamentals 02

MC09 NETWORKS Three classroom computers connect only through one central switch. The switch loses power. What is the likely result?

A. Their screens stop working
B. They cannot communicate with one another through that switch
C. They automatically become a mesh network
D. They no longer need network connections

Source: Network Fundamentals 03

MC10 NETWORKS A network has links A-B, B-C and A-C. The A-C link fails, but the other links work. Which path can still connect A to C?

A. A to B to C
B. A directly to C using the failed link
C. A to D to C, although D is not in this network
D. No path is left

Source: Network Fundamentals 03

MC11 NETWORKS Which device forwards IP packets between different IP networks?

A. Keyboard
B. Monitor
C. Router
D. Microphone

Source: Network Fundamentals 04

MC12 NETWORKS Assume a browser needs a DNS lookup before contacting a website. Which simple order is correct?

A. Receive the page, then ask for its address
B. Send the response before the request
C. Display the page before receiving any content
D. Look up the address, send a request, receive a response

Source: Network Fundamentals 06

MC13 NETWORKS What is one job of DHCP on a home network?

A. Clean the laptop screen
B. Write the webpage text
C. Replace the Wi-Fi radio
D. Provide a device with IP address settings

Source: Network Fundamentals 12

MC14 NETWORKS Which action helps protect a home Wi-Fi network?

A. Share its password publicly
B. Keep the router's default administrator password forever
C. Use a strong Wi-Fi password and keep router software updated
D. Disable its security features

Source: Network Fundamentals 08

MC15 AI BEHAVIOUR A cleaning robot senses dirt and moves around a room. Which is its environment?

A. Only the robot's cleaning command
B. The room and floor around the robot
C. Only its battery number
D. Only its written program

Source: AI Behaviour 2

MC16 AI BEHAVIOUR Which order matches the agent loop?

A. Observe, choose an action, act, observe again
B. Act, stop observing, guess forever
C. Choose an action before any input is available in every situation
D. Observe once and never check the result

Source: AI Behaviour Follow one decision

MC17 AI BEHAVIOUR A robot uses these rules in order: first return to the dock if the battery is low; otherwise clean if the tile is dirty. The battery is low and the tile is dirty. What does it do?

A. Always clean first
B. Ignore both rules
C. Return to the dock
D. Learn a new rule automatically

Source: AI Behaviour 3

MC18 AI BEHAVIOUR A robot is in RETURN mode. Its programmed rule says to switch to CHARGE when it reaches the dock. It reaches the dock. What is its next mode?

A. CLEAN
B. RETURN forever
C. WANDER
D. CHARGE

Source: AI Behaviour 3

MC19 AI BEHAVIOUR Which example describes learning from experience?

A. Updating an action estimate after receiving reward feedback
B. Displaying the same fixed rule on screen
C. Changing an LED's colour without changing any decision rule
D. Printing a score while keeping all rules and estimates unchanged

Source: AI Behaviour 4

MC20 AI BEHAVIOUR A robot's dirt sensor sometimes misses dirt. What is a reasonable conclusion?

A. The floor must always be clean
B. The robot may choose an action using incomplete information
C. The robot can no longer move at all
D. The robot has proved that it learns

Source: AI Behaviour 9

PART C: OPEN-ENDED DIAGNOSTIC QUESTIONS (6 QUESTIONS)

OE01 HARDWARE Mia opens a photo saved on her laptop's storage. She edits it in an application but does not save the changes. The laptop then loses power. Assume the edits were held only in RAM and no recovery copy was made.

- Explain the jobs of storage, RAM, the CPU and the screen while Mia works.
- What happens to the unsaved edits? What happens to the original saved photo?
- Explain one simple habit that would help Mia avoid losing her next edits.

Activity: File and component walkthrough

OE02 HARDWARE An automatic light indicator uses a light sensor, an ADC, a microcontroller and an LED. The sensor produces a voltage; the ADC converts it to a number. In this circuit, darker conditions give a higher number. The controller turns the LED on for a reading of 600 or more, and off for a lower reading. The readings are 300, then 700, then 400.

- Trace the path from room light to the LED. Explain the sensor, ADC, controller and LED roles.
- Give the LED result for each of the three readings and explain the rule.
- The LED stays off at 700. Give one possible wiring problem and a safe first check before changing wires.

Activity: Automatic light activity using supplied readings

OE03 NETWORKS Leo's laptop is connected to his working home network. He types a website name into a browser. Assume the address is not already cached, DNS works, and the website is reachable. The home router connects the local network to the Internet. A web server holds the requested page.

- Explain why the browser needs DNS in this example.
- Describe the simple request and response journey between the laptop and web server through the router.
- Explain why the router and the web server have different jobs. Would a working local connection alone prove that the website is reachable?

Activity: Follow the website request

OE04 NETWORKS Compare two small networks. In the star network, computers A, B and C each have one link to switch H; they have no other links. In the mesh example, nodes A, B and C have links A-B, B-C and A-C. Assume the mesh can forward data along any listed working path.

- In the star network, what happens to communication between the computers if H loses power? Explain why.
- In the mesh example, A-C fails while A-B and B-C still work. Write a path from A to C.
- Explain why this does not mean every mesh survives every failure. Name a link you would check if the alternate path stopped working.

Activity: Broken network comparison

OE05 AI BEHAVIOUR A cleaning robot checks these rules in order and uses the first matching rule: (1) if the battery is low, return to the dock; (2) otherwise, if the current tile is dirty, clean it; (3) otherwise, move to another tile. Case A has a low battery and a dirty tile. Case B has a normal battery and a dirty tile. Case C has a normal battery and a clean tile.

- State the action for each case and explain which rule applies.
- Suppose the dirty-tile rule is checked before the low-battery rule. What would change in Case A?
- Does following either rule order prove that the robot learns? Explain simply.

Activity: Trace the chapter's cleaning rules

OE06 AI BEHAVIOUR Controller A follows fixed cleaning rules and prints a score after each action. It never changes its rules or action estimates. Controller B uses reward feedback to update its action estimates, and those estimates can affect its next choices. Both are tested on the same simple cleaning task.

- Which controller describes learning from experience? Explain what changes.
- Why is Controller A's printed score not enough to show learning?
- Suggest a simple fair comparison to check whether B improves. Mention both cleaning results and the number of steps, and explain why one good run is not enough.

Activity: Compare fixed and learning controllers



COMPREHENSIVE ANSWER KEY & DISTRACTOR RATIONALES

PART A SOLUTIONS & EXPLICIT CORRECTIONS

ID	KEY	CORRECTION & DISTRACTOR ANALYSIS
TF01	**True**	RAM needs power to retain its contents. A file already saved to non-volatile storage can remain after power is lost.
TF02	**False**	One byte contains eight bits. Each bit has a value of 0 or 1.
TF03	**True**	The CPU fetches, decodes and executes instructions to perform the program's work.
TF04	**False**	A light sensor detects light. A motor is an output device that produces movement.
TF05	**True**	The ADC represents an analog voltage using a digital code. The program can read that code.
TF06	**False**	The resistor limits current through the LED. Removing it can allow too much current and damage the LED or controller pin.
TF07	**True**	The controller pin provides the control signal. A suitable driver handles the motor's larger current.
TF08	**True**	Local communication does not always need the Internet. For example, a laptop may still reach a local printer when local links and settings work.
TF09	**False**	Wi-Fi describes a wireless connection method. A home or classroom Wi-Fi network can be a local area network.
TF10	**True**	A switch forwards frames within a local network, commonly using destination MAC addresses.
TF11	**False**	DNS helps resolve a website name to addressing information. The webpage content comes from a web server.
TF12	**False**	They have different roles. IP addresses support communication between IP networks; MAC addresses are used for local-link communication.
TF13	**True**	UDP has no built-in delivery or ordering guarantee. An application can add mechanisms if it needs them.
TF14	**False**	Bandwidth describes capacity, while latency describes delay. A link can have high capacity and still have a long delay.
TF15	**True**	The reading gives the robot information about its environment. Cleaning is an action it may choose in response.
TF16	**True**	A programmed rule can say to open when a person is detected. That response alone does not show learning.
TF17	**False**	The switch may follow a transition written by the programmer. Changing mode alone does not prove learning from experience.

ID	KEY	CORRECTION & DISTRACTOR ANALYSIS
TF18	**False**	A score alone is not a learning mechanism. Learning needs an update from experience that can affect behaviour.
TF19	**True**	Exploration tries choices to gain information. Exploitation uses choices favoured by the agent's current estimates.
TF20	**False**	Real sensors, surfaces and mechanisms can differ from the simulation. Real-world success needs suitable testing.

PART B SOLUTIONS & TECHNICAL REASONING

ID	KEY	PEDAGOGICAL EXPLANATION
MC01	**B**	The CPU executes program instructions. The other options are input or output devices.
MC02	**D**	The 1s are in the 4 and 1 positions. Add 4 + 1 to get 5.
MC03	**A**	Both inputs are not 1, so the supplied AND rule gives an output of 0.
MC04	**C**	Fetching brings the next instruction from memory so the CPU can decode and execute it.
MC05	**A**	The sensor detects light, the microcontroller applies the rule, and the LED provides the visible output.
MC06	**B**	The question specifies the direction for this circuit: darker means a higher reading. Different wiring could reverse that direction.
MC07	**D**	Disconnecting power allows the learner to inspect and correct the wiring without changing a powered circuit.
MC08	**C**	A classroom network covers a small local area. The other choices describe much wider connections.
MC09	**B**	The stated switch is their only connection path. Without it, they cannot exchange data through that path.
MC10	**A**	The working A-B and B-C links provide an alternate route. This assumes the network can forward traffic along those links.
MC11	**C**	A router forwards IP packets between networks. The other devices do not perform that networking role.
MC12	**D**	Under the stated assumption, the browser obtains addressing information before sending the request. The server's response then supplies content.
MC13	**D**	DHCP can provide an IP address and other network settings automatically.
MC14	**C**	A strong password and software updates help reduce unauthorized access and known vulnerabilities. They do not remove every risk.
MC15	**B**	The environment is the surrounding task world in which the robot senses and acts, including the room, floor and dirt.
MC16	**A**	The loop uses an observation to choose and carry out an action, then checks the environment again.
MC17	**C**	The low-battery rule is checked first and applies, so it takes priority over cleaning.
MC18	**D**	The supplied condition is met, so the programmed transition changes the mode to CHARGE.
MC19	**A**	Updating an action estimate uses experience in a way that can influence future choices. The other examples do not describe such an update.

ID	KEY	PEDAGOGICAL EXPLANATION
MC20	**B**	A missed dirt reading gives an incomplete picture of the floor. The controller may then choose an action that does not fit the true situation.

PART C MODEL BENCHMARK ANSWERS & GRADING RUBRIC

[OE01] Benchmark Model Response (Hardware)

> *"The laptop's storage keeps the saved photo even when the laptop is switched off. When Mia opens the photo, the application uses RAM as working space for the image and her edits. The CPU carries out the application's instructions, such as changing the picture, while the screen shows the result. When power is lost, the edits held only in RAM are lost under the conditions in the question. The original photo remains on storage because Mia did not replace it with a saved edited version. Saving her work regularly would put a copy of the changes on storage. She could also save a separate edited copy to keep the original."*

GRADING RUBRIC KEY POINTS:

- Storage retains the saved file; RAM is temporary working space.
- The CPU executes instructions and the screen displays the result.
- The unsaved edits are lost, while the original saved photo remains.
- Saving regularly or saving an edited copy reduces the risk of losing changes.

[OE02] Benchmark Model Response (Hardware)

> *"The light sensor responds to the room's brightness and produces a voltage in the sensing circuit. The ADC turns that voltage into a number. The microcontroller reads the number and follows the supplied rule. The LED is the output that shows the result. At 300 the LED should be off because 300 is below 600. At 700 it should be on because 700 is at least 600. At 400 it should be off again. If it stays off at 700, one possible cause is an LED connected in the wrong direction. Disconnect the low-voltage circuit's power before checking its direction and wiring against the diagram. Other faults are also possible; one symptom does not prove a single cause."*

GRADING RUBRIC KEY POINTS:

- Trace sensor voltage to ADC number to controller rule to LED output.
- The three results are off, on, off.
- Give a plausible fault, such as reversed LED polarity or a loose connection.
- Disconnect power before changing wiring; do not claim the fault is certain.

[OE03] Benchmark Model Response (Networks)

> *"The browser starts with a website name, so it uses DNS to obtain the addressing information needed to contact the site. In this example no cached answer is available. The laptop sends its request through the home network to the router. The router forwards traffic toward other networks, and the request eventually reaches the web server. The server provides the requested content, and a response returns through the networks to the laptop. The browser can then show the page. The router's job is forwarding between networks, while the server's job is providing the page. A working local connection alone would not prove the website is reachable, because the Internet connection or the remote server could still have a problem."*

GRADING RUBRIC KEY POINTS:

- DNS helps resolve the name to addressing information; it does not supply the whole page.
- Describe a request to the server and a response back through the network.
- The router forwards traffic; the server supplies content.
- Local connectivity and successful Internet access are separate checks.

[OE04] Benchmark Model Response (Networks)

> *"In the star network, all three computers depend on switch H to reach one another. If H loses power, they cannot communicate through the stated network because no other links are available. In the mesh example, the direct A-C link has failed, but A can still send data to B and then from B to C. The path is A to B to C, using the two working links and the forwarding assumption in the question. This does not mean every mesh survives every failure. If the remaining paths are also broken, communication can stop. If the alternate path stopped working, checking A-B or B-C would be sensible because both links are needed for that route."*

GRADING RUBRIC KEY POINTS:

- The star loses its only shared forwarding point when H loses power.
- The alternate mesh path is A to B to C.
- Resilience depends on which nodes and links remain working.
- Check a link actually used by the alternate path, such as A-B or B-C.

[OE05] Benchmark Model Response (AI Behaviour)

> *"In Case A the robot returns to the dock. Its battery is low, so the first rule matches and takes priority even though the tile is dirty. In Case B the battery is normal, so the first rule does not apply. The dirty-tile rule then tells the robot to clean. In Case C neither low battery nor dirt is present, so the robot moves to another tile. If the dirty-tile rule were checked first, Case A would select cleaning instead of returning. This change comes from the priority order given by the programmer. Following either order does not by itself prove learning. The robot can carry out these fixed instructions without updating any rules or estimates from experience."*

GRADING RUBRIC KEY POINTS:

- Case A returns, Case B cleans, and Case C moves.
- Each result follows from the first matching rule.
- Putting the dirty-tile rule first makes Case A clean.
- A programmed rule order is not evidence of learning from experience.

[OE06] Benchmark Model Response (AI Behaviour)

> *"Controller B describes learning from experience because reward feedback changes its action estimates, which can influence later choices. Controller A only prints a score and keeps its rules and estimates unchanged. The displayed score does not provide a mechanism that learns. To check whether B improves, compare its early and later performance using the same task conditions and a similar range of starting situations. Record how much dirt it removes and how many steps it takes. Cleaning more dirt in fewer steps would be useful evidence, provided the comparison is fair. Repeat the task rather than trusting one good run, because a favourable starting situation or a lucky choice could explain a single success. Keep the results rather than assuming an update guarantees improvement."*

GRADING RUBRIC KEY POINTS:

- B updates action estimates from feedback; A does not.
- A score alone is not a learning mechanism.
- Use comparable starting conditions and record cleaning and steps.
- Repeat trials; an update or one good run does not guarantee improvement.



END OF STAGE 2 STUDY GUIDE & TEST BANK

PUBLICATION DOCUMENT · TEAM DOOM