# به نام خدا



گزارشکار آزمایشگاه تکنیک پالس

آزمایش ۷

نام و نام خانوادگی:

محمد احمدی فرد (۹۷۱۸۱۲۳)


نام استاد:

آقاى مهندس ملكى

نام درس:

آزمایشگاه تکنیک پالس

زمستان ۱۴۰۰



$$\sqrt[4]{C_{11}} = \frac{C_{2}}{C_{1}+C_{2}} \times \Delta \sqrt[4]{n}$$

$$\sqrt[4]{C_{21}} = \frac{C_{1}}{C_{1}+C_{2}} \times \Delta \sqrt[4]{n}$$


دس از ساز خان و معاول از می معاول از می معاول می معاول می معاول می معنو معاول می معنو معاول می معاول معاول می معاول معاول می معاول معاول می معاول

Drin = 10-121


مرا.ه = الم دهمجني منودار خواسته سده مقدار تغييرات اوليه و والده است ساداري

$$\sqrt{c_{21}} = 0.9 \sqrt{c_{21}} =$$

معدار تعلى حارة المراقع وعاد



C2 = 1 MF



ترانزیستورهای ۱۹ و ۹۵ برای سنیع جرای سکرخان های ۵ و ۲ هستند و رازیستور په برای تخلیه و کارزیستورهای ۱۹ و ۱۹ برای تخلیه و ۲۰ هستند و رازیستور په برای تخلیه و ۲۰ هستند و رای تخلیه و ۱۰ برای تخلی مورشی ایرد. ترانزیستور و ۱۰ مقط نامی معورشی ایرد و ۱۰ مقط نامی معال مرکود که ورودی ها یالسی سکرد. به عاری یالسی اولیه صواست. یا فرفی صفر بودن شرایط اولیه خاز بای ۲۰ و ۲۰) ، هیچلدای از ترانزیستورها در ابتداروش من تو ادار در تندیم یالسی و دودی از مرانزیستورها در ابتداروش من ترانولیه معنواست و دوجی و ۲۰ دارای و لناز و صفراست ، به صفی اینکه یالسی و دودی از مرانزیس و ۱۰ و لت برسری چون و دلای اولیه معنواست در نتیم و ۱۰ و اینکه یالسی و دودی از مراز و خاز ۱۵ های می کن رکون که این و مقارسی بر مرانزی مرکود و خاز ۱۵ های می کن رکون که این و مقارسی بر مرانزی مرکود و خاز ۱۵ های کن رکون که این و مقارسی بر سنی می آید.

ایوه به مقدارهای در نظر ترفسته ما با اهراری رئی، خان ها به مقدارهای در نظر ترفسته ما با اهراری رئی، خان ها به مقدارهای در نظر توسته ما به اهراری و نظر بیسی چی منز مقدار ۵۰۰ و ۱۰۵۷ و اهد سد.
در این لفظه مقدار دلتار دی خان ۵ ، ۴ 8۰ و داهد بود.

C1 = lonF C2 = 190nF



October 1987 Revised January 1999

### CD4017BC • CD4022BC

## Decade Counter/Divider with 10 Decoded Outputs . Divide-by-8 Counter/Divider with 8 Decoded Outputs

### General Description

The CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit.

The CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit.

These counters are cleared to their zero count by a logical "1" on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical "0" state.

The configuration of the CD4017BC and CD4022BC permits medium speed operation and assures a hazard free counting sequence. The 10/8 decoded outputs are normally in the logical "0" state and go to the logical "1" state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10/8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

#### Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power Fan out of 2 driving 74L TTL compatibility: or 1 driving 74LS
- Medium speed operation: 5.0 MHz (typ.) with 10V V<sub>DD</sub>
- Low power: 10 µW (typ.)
- Fully static operation Applications


- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- · Industrial electronics
- · Remote metering


### Ordering Code:

Order Number	Package Number	Package Description			
CD4017BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4017BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
CD4017BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300° Wide			
CD4022BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4022BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Real. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagrams





## Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage ( $V_{DD}$ ) = 0.5  $V_{DC}$  to +18  $V_{DC}$  Input Voltage ( $V_{IN}$ ) = -0.5  $V_{DC}$  to  $V_{DD}$  +0.5  $V_{DC}$  Storage Temperature ( $T_S$ ) = -65°C to +150°C

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions (Note 2)

DC Supply Voltage ( $V_{DD}$ ) +3  $V_{DC}$  to +15  $V_{DC}$  Input Voltage ( $V_{IN}$ ) 0 to  $V_{DD}$   $V_{DC}$  Operating Temperature Range ( $T_A$ ) -40°C to +85°C

Note 1: "Absolute Miscimum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meent to imply that the devices should be operated at these limits. The table of 'Recommended Operating Conditions' and 'Electrical Characteristics' provides conditions for actual device operation.

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.

## DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°			+85°C		Units
		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
lpb	Quiescent Device	V <sub>DD</sub> = 5V		20		0.5	20		150	μA
	Current	V <sub>DD</sub> = 10V	1	40		1.0	40		300	μA
		V <sub>DD</sub> = 15V		80		5.0	80	8-8	600 µA	μA
VOL	LOW Level	lo  < 1.0 µA								
	Output Voltage	V <sub>DD</sub> = 5V	1	0.05		0	0.05		0.05	v
	330 366	V <sub>DD</sub> = 10V	1	0.05		0	0.05		0.05	V
		V <sub>DD</sub> = 15V	1	0.05		0	0.05		0.05	v
Vois	HIGH Level	l <sub>O</sub>   < 1.0 μA	No.		- Income	W.,	0	93	- 33	UN W
	Output Voltage	V <sub>DD</sub> = 5V	4.95		4.95	5		4.95		v
	VONTACIONO STATE	V <sub>DD</sub> = 10V	9.95		9.95	10		9.95		v
	March 1990	V <sub>DD</sub> = 15V	14.95		14.95	15	No.	14.95		v
V <sub>6</sub>	LOW Level	l <sub>O</sub>   < 1.0 μA	-				75	20 20	- 23	
	Input Voltage	Voo = 5V, Vo = 0.5V or 4.5V	1	1.5			1.5		1.5	W.
		V <sub>DD</sub> = 10V, V <sub>D</sub> = 1.0V or 9.0V	1	3.0			3.0		3.0	v
		V <sub>DD</sub> = 15V, V <sub>D</sub> = 1.5V or 13.5V		4.0			4.0	g	4.0	v
VBL	HIGH Level	lo  < 1.0 μA								
	Input Voltage	V <sub>DD</sub> = 5V, V <sub>D</sub> = 0.5V or 4.5V	3.5		3.5			3.5		V
	SCHOOL STATE	V <sub>DD</sub> = 10V, V <sub>Q</sub> = 1.0V or 9.0V	7.0		7.0			7.0		V
		V <sub>DD</sub> = 15V, V <sub>D</sub> = 1.5V or 13.5V	11.0		11.0			11.0		V
la	LOW Level Output	V <sub>DD</sub> = 5V, V <sub>D</sub> = 0.4V	0.52	3	0.44	0.88	10	0.38	07	mA.
	Current (Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
	000000000000000000000000000000000000000	V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	3.6		3.0	8.8		2.4		mA
IOH	HIGH Level Output	V <sub>DD</sub> = 5V, V <sub>D</sub> = 4.6V	+0.2	3	-0.16	-0.36	10	-0.12	- 07	mA.
	Current (Note 3)	V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V	-0.5		-0.4	-0.9		-0.3		mA
	2000 C C C C C C C C C C C C C C C C C C	V <sub>DO</sub> = 15V, V <sub>O</sub> = 13.5V	-1.4		-1.2	-3.5		-1.0		mA
lac.	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V	10	-0.3	4	-10-9	-0.3	(0 0)	-1.0	μA
	100000000000000000000000000000000000000	V <sub>DO</sub> = 15V, V <sub>IN</sub> = 15V		0.3		10-5	0.3	35-32	1.0	μA

Note 3: IoL and IoH are texted one output at a time.

## AC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions		Min	Typ	Max	Units
CLOCK C	PERATION	300					
PONE, POLIN	Propagation Delay Time Carry Out Line	V <sub>DD</sub> = 5V	1		415	800	ns
		$V_{DD} = 10V$	I		160	320	ns
		$V_{DD} = 15V$			130	250	ns
	Carry Out Line	V <sub>DD</sub> = 5V	the state of the s		240	480	ms
	200000000000	$V_{DD} = 10V$	C <sub>L</sub> = 15 pF		85	170	ns
		$V_{DD} = 15V$			70	140	ns
	Decode Out Lines	V <sub>DD</sub> = 5V	18		500	1000	ms
	Service Standard Service	V <sub>DD</sub> = 10V			200	400	ns
		V <sub>DD</sub> = 15V			160	320	ns
STLIN STHE	Transition Time Carry Out and Decode Out Lines	T			The same	10	(5)
	t <sub>TDH</sub>	$V_{DD} = SV$	I		200	360	ns
		V <sub>DD</sub> = 10V			100	180	ns
		V <sub>DD</sub> = 15V			80	130	ms
	t <sub>Trisk</sub>	V <sub>DD</sub> = SV			100	200	ns
		$V_{DO} = 10V$			50	100	ns
	The same of the sa	V <sub>DD</sub> = 15V	2839 0000		40	80	ns.
faL	Maximum Clock Frequency	V <sub>DD</sub> ≈ SV	Measured with	1.0	2		MHz
		$V_{DD} = 10V$	Respect to Carry	2.5	5		MHz
	togo was a to the way	V <sub>DD</sub> = 15V	Output Line	3.0		Treatment of	MHz
SAL SAM	Minimum Clock Pulse Width	V <sub>DO</sub> ≈ 9V			125	250	ns
		$V_{00} = 10V$			45	90	ns
	SACTOR 009090	V <sub>DD</sub> = 15V			35	. 70	, ms
YOU YOU	Clock Rise and Fall Time	V <sub>DD</sub> ≈ SV				20	μs
		V <sub>00</sub> = 10V				15	μs
	10000 1000000 0 0 0 0 0 0 0 0 0 0 0 0 0	V <sub>DO</sub> = 15V			1577/76G	. 5	μs
tsu	Minimum Clock Inhibit Data Setup Time	$V_{DD} \approx 5V$			120	240	ns
		V <sub>DD</sub> = 10V			40	80	ns
	PVP 1/2/042 00 (	V <sub>DD</sub> = 15V			32	85	ns
CW	Average Input Capacitance	-			5	7.5	ρF


Note 4: AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics (Note 4)


T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k, t<sub>CL</sub> and t<sub>CL</sub> = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RESET OPERA	TION		- 10	5 - 10 -	8 8	
PORE, EPER	Propagation Delay Time					
	Carry Out Line	V <sub>DD</sub> = 5V		415	800	ns
	(6)	V <sub>DD</sub> = 10V		160	320	ns ns
		V <sub>DD</sub> = 15V		130	250	ns
	Carry Out Line	V <sub>DD</sub> = 9V		240	480	ns
	- 60	V <sub>DD</sub> = 10V C <sub>L</sub> = 15 pF		85	170	ris
		V <sub>DD</sub> = 15V		70	140	ns
	Decode Out Lines	V <sub>DO</sub> = 9V	0	500	1000	ns
		V <sub>DD</sub> = 10V		200	400	ns
		V <sub>DO</sub> = 15V		160	320	ns
₩.	Minimum Reset	V <sub>DO</sub> = 9V		200	400	ns
	Pulse Width	V <sub>DD</sub> = 10V		70	140	ns
	100000000000000000000000000000000000000	V <sub>DD</sub> = 15V		55	110	ns
IGEM	Minimum Reset	V <sub>DO</sub> = 9V	0	75	150	ns
	Removal Time	V <sub>DD</sub> = 10V		30	60	ns
	1 -02 (A15)00 (1790)	V <sub>DD</sub> = 15V		25	50	na





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-1, 0.300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

# آزمایش در محیط پرتئوس:

