

5.1: $\begin{cases} \alpha = 0.1 \\ C_{\text{switching}} = 450 \frac{\text{PF}}{\text{mm}^2} \\ A = 70 \text{ mm}^2, f = 450 \text{ MHz}, V_{DD} = 0.9 \text{ V} \end{cases}$

Estimate the dynamic power consumption?

Because in question, there is nothing data for this part


for estimate P_{dynamic} I know: $P_{\text{dynamic}} = P_{\text{switching}} + P_{\text{short circuit}}$

$$\Rightarrow P_{\text{dynamic}} = P_{\text{sw}} = \alpha f C V_{DD}^2$$

so first calculate total capacitance: $C_{\text{total}} = C_{\text{sw}} \times A = 450 \times 70$
 $= 31500 \text{ PF}$

$$\Rightarrow P_{\text{dynamic}} = 0.1 \times 450^{\text{MHz}} \times 31500^{\text{PF}} \times (0.9)^2 = 1148175 \mu\text{W} \approx \boxed{1.15 \text{ W}}$$

5.4: for calculate Activity factor in this signal, we first counting the number of transitions in the signal during time Period.



This signal has changed 4 times in 10 ns so: $\alpha = \frac{\# \text{ transition}}{\text{Time Period} \times \text{clock rate}}$

$$= \frac{4}{10 \times 10^{-9} \times 1 \times 10^9} = \frac{4}{10} = \boxed{0.4}$$

5.7

gate	P_Y
AND2	$P_A P_B$
AND3	$P_A P_B P_C$
OR2	$1 - \bar{P}_A \bar{P}_B$
NAND2	$1 - P_A P_B$
NOR2	$\bar{P}_A \bar{P}_B$
XOR2	$P_A \bar{P}_B + \bar{P}_A P_B$

In generally i know Activity factor is : $\alpha = P_i \bar{P}_i$

1) AND2 : The AND2 gate outputs a logical 1 only when both inputs are 1. therefore The probability of both inputs being 1 which is given by $P_Y = P(A)P(B)$

2) AND3 : Similar to AND2 : $P_Y = P_A P_B P_C$

3) OR2 : OR2 output a logical high when at last one of the inputs is high.
 $\rightarrow P_Y = 1 - \bar{P}_A \bar{P}_B$

4) NAND2 : NAND2 outputs a logical 1 when at last one of ~~the~~ the inputs is 0 $\rightarrow P_Y = 1 - P_A P_B$

5) NOR2 : NOR2 outputs a logical high only when both inputs are low $\rightarrow P_Y = \bar{P}_A \bar{P}_B$

6) XOR2 : XOR2 outputs a logical 1 when the inputs have different value (one high and one low) $\rightarrow P_Y = P_A \bar{P}_B + \bar{P}_A P_B$

5.10:

$$\begin{cases} \text{PMOS transistor ON resistance} = 2.5 \text{ k}\Omega \cdot \mu\text{m} \\ \text{Block ON current} = 100 \text{ mA} \\ \text{Desired increase in delay} = 0.02 \end{cases}$$

to calculate the wide of the header transistor, we can use the following equation

$$W = \left(\frac{\text{ON resistance}}{\text{Block ON current} \times \text{Delay Increase}} \right)^2 = \frac{(2.5 \text{ k}\Omega \times 1 \mu\text{m})^2}{(100 \text{ mA} \times 0.02)^2}$$

$$= \frac{(2.5 \times 10^3 \mu\text{m})^2}{(0.1^A \times 0.02)^2} = \boxed{1.25 \times 10^6 \mu\text{m}^2}$$