

In the name of god

Reza Adinepour

402131055

HW08

9.35 :

$$\begin{cases} F = (A+B)(C+D) \\ \text{max of } 30 \lambda \\ \text{output load : } 500 \lambda \end{cases}$$

I know, Domino
Design

- 1) Precharge Phase
- 2) Evaluation Phase
- 3) static Inverter

1) Phase 1: Use a Precharge NMOS transistor to pull the output node high during the Precharge phase


2) Evaluation phase: use pmos transistor for the pullup network and NMOS for the pull down

calculate electrical effort : $H = \frac{C_{out}}{C_{in}} = \frac{500}{30} = 16.6$

logical effort : $G = \frac{2}{3} \times \frac{5}{6} = \frac{10}{18}$, Parasitic delay : $P = \frac{5}{3} + \frac{5}{6} = \frac{5}{2}$

$F = GBH = 9.3$ $\hat{f} = F^{\frac{1}{N}} = F^{\frac{1}{2}} = 3 \Rightarrow D = 2\hat{f} + P = 8.6 \tau$

Inverter size : $\frac{500 \times \frac{5}{6}}{3} = 138.8 \approx 138$




9.38 : How many transistors are used in 4X1 MUX?


a) Use only static CMOS logic gates.

b) Use a combination of logic gates and transmission gates.

a) use static CMOS :




Static CMOS Inverter \rightarrow 2 Transistor



Static CMOS NAND3 \rightarrow 6 Transistor

Static CMOS NAND4 \rightarrow 8 Trans.




$$\text{Now } \begin{cases} 4 \text{ NAND3} \rightarrow 24 \\ 1 \text{ NAND4} \rightarrow 8 \\ 2 \text{ Inverter} \rightarrow 4 \end{cases}$$


$$+ = \frac{36}{=}$$

Total of transistor for 4X1 MUX
with static CMOS

b) now use Combination of logic gates and transmission gates.




40 Transistor



16 Transistor

9.42:



when the clk is low, two output is equal at $\frac{V_{DD}}{2}$. when the clock is rised, one side pulls down, fully turning on the pmos transistor to pull the other side up.

This gate saved precharge power relative to dynamic logic ~~to~~ because the Precharge equalizes the two outputs rather than drawing power from the rail.

