Reza Adinepour 402131055 HW08

$$\frac{9.35}{\text{max of 30 }}$$


$$\text{cutput lead : 500 }$$

- 1) Phase 1: use a Precharge NMOS transistor to pull the output node high during the Precharge phase
- 2) Evaluation phase: use pmos transistor for the pullap network and NMos for the Pull down

calculate electrical affort : 
$$H = \frac{C_{out}}{C_{in}} = \frac{500}{30} = 16.6$$


logical effort :  $G = \frac{2}{3} \times \frac{5}{6} = \frac{10}{18}$ , Parasitic delay:  $P = \frac{5}{3} + \frac{5}{6} = \frac{5}{2}$ 
 $\hat{f} : \hat{f} = \frac{1}{2} = 3 \implies D = 2\hat{f} + P = 8.67$ 

Inverter Size: 
$$\frac{500 \times \frac{5}{6}}{3} = 138.8 = 138$$




9.38: How many transistors are used in 4x1 MUX?


- a) use only static cmos logic gates.
- b) Use a combination of logic gates and transmition gates.



Static CMOS Inverter -> 2 Transistor :




Static CMOS NAND3 -> 6 Transistor Static CMOS NAND4 -> 8 Tran.




Now 
$$\begin{cases} 4 \text{ NAND3} \longrightarrow 24 \\ 1 \text{ NAND4} \longrightarrow 8 + = \frac{36}{=} & \text{Total of transistor for 4XI MUX} \\ 2 \text{ Inverter} \longrightarrow 4 \end{cases}$$

b) Now use combination of logic gates and transmition gates.




40 Transistor



16 Transistor

## 9.42:



when the clk is low, two output is equal at  $\frac{Von}{2}$ . when the clock is rised, one side pulls down, fully turning on the pmos transistor to pull the other side up.

This gate saved precharg power relative to dynamic logic because the Precharge equalizes the two outputs rather than drawing power from the rail.

