








Reza Adinepour

Department of Computer Engineering,
Tehran Polytechnic,
Tehran, Iran

Homepage: <https://rezaadinepour.github.io/>
E-mails: adinepour@aut.ac.ir
r3zaadinepour@gmail.com

RESEARCH INTERESTS	<ul style="list-style-type: none">◇ AI Hardware Accelerators◇ Reconfigurable Computing◇ Parallel and Distributed Systems◇ Real-time and Embedded Systems◇ Neuromorphic Computing◇ Cyber-Physical Systems (CPS)
EDUCATION	<p>M.Sc. in Computer Engineering, Sep. 2023 - Present Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran</p> <ul style="list-style-type: none">◦ Thesis: “<i>FPGA-Based Hardware Acceleration of Remaining Useful Life Prediction of Rotating Machinery Using Transformer Neural Network</i>”◦ Advisor: Prof. Morteza Saheb Zamani◦ GPA: 3.4/4 <p>B.Sc. in Electrical Engineering, Sep. 2019 - Jun. 2023 Shahrood University of Technology, Shahrood, Iran</p> <ul style="list-style-type: none">◦ Thesis: “<i>Design Real Time Face Recognition Systems Based on LBP Features on ODROID-XU4 Embedded Computer Board</i>”◦ Advisor: Prof. Alireza Ahmadyfard◦ GPA: 3.4/4
PUBLICATION (UNDER-REVIEW)	<ul style="list-style-type: none">◇ Reza Adinepour and Morteza Saheb Zamani. “<i>RULFormer: An Energy-Efficient FPGA Accelerator for Transformer-Based Remaining Useful Life Prediction</i>” IEEE Transactions on Industrial Informatics Journals, 2026. IEEE, 2026.◇ Shayan Naghizadeh, Reza Adinepour and Morteza Saheb Zamani. “<i>Low-Precision POSIT Arithmetic for Spiking Neural Networks with Kahan Summation</i>” The 11th International Conference on Signal Processing and Intelligent Systems (ICSPIS), 2025. IEEE, 2026.
RESEARCH COLLABORATIONS	<ul style="list-style-type: none">◇ FPGA-Based Hardware Acceleration of Vision Transformer (ViT) Aug. 2024 - Jun. 2025 Research Assistant, Supervisor: Prof. Elif Bilge Kavun, Department of Computer Engineering, Dresden University of Technology.<ul style="list-style-type: none">· <i>Studies and research focused on Vision Transformer hardware acceleration</i> I was conducting research on the implementation and acceleration of ViT on FPGA with the goal of Deep fake image generation.
TEACHING EXPERIENCE	<p>Teaching Assistant-Amirkabir University of Technology</p> <ul style="list-style-type: none">◦ Digital Electronics  Fall 2025◦ Embedded Systems Modeling & Design  Spring 2025◦ Digital Logic Design  Fall 2024 <p>Invited Lecturer-Amirkabir University of Technology</p> <ul style="list-style-type: none">◦ Operating System Lab  Fall 2025◦ Computer Architecture Lab  Spring 2025◦ Logic Circuits Lab   Spring 2024 and Fall 2023 <p>Teaching Assistant-Shahrood University of Technology</p> <ul style="list-style-type: none">◦ Digital Electronics Spring 2023◦ Signal and Systems Spring 2023, Fall 2022, Spring 2022, Fall 2021◦ Analog Electronic Fall 2022◦ Circuit Theory Fall 2020, Spring 2020
HONORS AND AWARDS	<ul style="list-style-type: none">◇ Direct Admission of Master’s Degree at Amirkabir University of Technology (Tehran Polytechnic)

	◇ Ranked 2nd (top 1%) in Department of Electrical Engineering, Shahrood University of Technology, Among More Than 120 Students. 2023	
NOTABLE PROJECTS	◇ High-Level to RTL Conversion Framework for CNN Acceleration	(In Progress)
	◇ Secure and High-Performance Firmware Architecture Customization	(In Progress)
	◇ FPGA Implementation of Logic Locking in Deep Neural Networks	
	◇ Research-Oriented SystemC Examples	
	◇ Algorithm Acceleration on HBM-PIM Architecture using PIMSimulator	
	◇ FPGA-Based Implementation of CNN Using High Level Synthesis (HLS)	
	◇ Edge Detector HW/SW Co-design on FPGA	
	◇ HLS-Based Implementation of Vision Transformer (ViT)	
	◇ FPGA-Based Implementation of Neural Network	
WORK EXPERIENCE	Member of Digital System Design Automation Laboratory	Aug. 2023 - Present
	Tehran, Iran	
	<i>Job Description:</i> Research Assistant	
	R&D department Member, at D3H-Group	Jun. 2023 - Sep. 2023
	Al Maryah Island, Abu Dhabi, UAE	
	<i>Job Description:</i> Biomedical Signal Processing Developer	
	R&D department Member, at Radan Electronic StartUp	May. 2022 - Aug. 2022
	Mashhad, Iran	
	<i>Job Description:</i> Embedded Software Developer	
	R&D department Member, at Integrated Circuit Laboratory	Jun. 2021 - Sep. 2022
	Shahrood, Iran	
	<i>Job Description:</i> Head of The Hard Ware department on OAE Project	
SKILLS	◇ Programming Languages:	
	◦ Back-end: C, C++, Rust, Java, Python, Matlab,	
	◦ HDLs: VHDL, Verilog, HLS, SystemC, Nvidia CUDA, OpenMP	
	◇ Machine Learning Tools: PyTorch, TensorFlow, Keras, Scikit-learn, OpenCV, NumPy, Pandas	
	◇ Applications and Scientific Tools:	
	◦ FPGA/Embedded Systems Development: Xilinx Vivado, Vitis HLS, Vitis AI, FINN, Xilinx ISE, ModelSim, IAR, Keil, CubeMX, Altium Designer, KiCad, Spice, Arduino IDE	
	◦ Cloud & DevOps Engineering: Git, GitLab, Docker	
	◦ Scientific Computing & Research Tools: MATLAB, Gem5	
	◇ Operating Systems: Linux, Microsoft Windows	
	◇ Typesetting: T _E X, L ^A T _E X, VIM, Microsoft Word, Gnuplot	
REFERENCES	Prof. Morteza Saheb Zamani	Prof. Mehdi Sedighi
	Professor, Dept. of Computer Engineering Amirkabir University of Technology Email: szamani@aut.ac.ir	Professor, Dept. of Computer Engineering Amirkabir University of Technology Email: msedighi@aut.ac.ir
	Prof. Hamid.R Zarandi	Prof. Hamed Farbeh
	Associate Professor, Dept. of Computer Engineering Amirkabir University of Technology Email: h_zarandi@aut.ac.ir	Assistant Professor, Dept. of Computer Engineering Amirkabir University of Technology Email: farbeh@aut.ac.ir