Chapter 4

RTL SystemC Modeling

Zainalabedin Navabi

- +SystemC Gate-Level Modeling
 Utilities for HDL Orientation
- **+**Timing & SystemC RT-Level Modeling
- +Components for RTL Design
- +SystemC RTL Design Example
 SystemC Functional Modeling
- **★**SystemC Functional Design Example
- **+**Taking Off From C++ Summary

- Taking Off From C++
 - + C++ modeling of 1-bit Adder
- SystemC Gate-level Modeling
 - + SystemC modeling of 1-bit Adder Utilities for HDL Orientation
- Timing & SystemC RT-Level Modeling
 - + Hierarchical timed design for Serial Adder
- Components for RTL Design
 - + Combinational
 - + Sequential
- SystemC RTL Design Examples

Sequence Detector 11011

A configurable Memory

Exponential Circuit

SystemC Functional Modeling

SystemC Functional Design - Example

Multiplier

Divider


Exponential Circuit

Summary


- Taking Off From C++
 - C++ modeling of 1-bit Adder
 - Components
 - Top-Level
 - Testbench
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example Summary

C++ modeling of 1-bit Adder


• Hierarchical Structure Hardware



C++ modeling of 1-bit Adder



C++ modeling of 1-bit Adder




C++ modeling of 1-bit Adder

classVectorPrimitives.h simpleHierarchical.cpp simpleHierarchical.h + × simpleHierarchicalTB.cpp SC Start (Global Scope) □#include "classVectorPrimitives.h" Top-Level #include <string> using namespace std; simpleHierarchical.h □class XORgate { bus *i1, *i2, *o1; public: XORgate(bus& a, bus& b, bus& xo) : i1(&a), i2(&b), o1(&xo) o1->fill('X'); 12 13 ~XORgate(); 14 void evl(); 15 16 ⊕class A02gate { ... }; 28 29 ∃class oneBitAdder { 30 bus *i1, *i2, *i3, *01, *02; 32 33 XORgate* XORa; 34 XORgate* XORb; A02gate* A02a; bus x1; Internal signal 38 39 40 oneBitAdder(bus& ai, bus& bi, bus& ci, bus& co, bus& su); 41 ~oneBitAdder(); 42 void evl(); 43 S Zaihaiabedin IvaVabl - Systemic ivlodenng

C++ modeling of 1-bit Adder

simpleHierarchical.h simpleHierarchicalTB.cpp classVectorPrimitives.h simpleHierarchical.cpp + × SC Start (Global Scope) Top-Level #include "simpleHierarchical.h" simpleHierarchical.cpp □void XORgate::evl() { if (*i1 == *i2) o1->fill('0'); o1->fill('1'); Constructor is used for □void AO2gate::evl() { 1- wiring external bus signals 11 if ((*i1 && *i2) || (*i3 && *i4)) 12 o1->fill('1'); 2- instantiating submodules and wiring their ports 13 else o1->fill('0'); 14 15 ⊡oneBitAdder::oneBitAdder(bus& ai, bus& bi, bus& ci, bus& co, bus& su) 18 19 i1(&ai), i2(&bi), i3(&ci), o1(&co), o2(&su) 20 XORa = new XORgate(*i1, *i2, x1); 22 XORb = new XORgate(x1, *i3, *o2); 23 A02a = new A02gate(*i1, *i2, x1, *i3, *o1); oneBit Adder 24 □void oneBitAdder::evl() { XORa->evl(); A02a->evl(); XORb->evl(); Calling evl() functions in an ordered form 100 % -


C++ modeling of 1-bit Adder




- + Taking Off From C++
- SystemC Gate-Level Modeling
 - SystemC modeling of 1-bit Adder
 - Components
 - Top-Level
 - Testbench

Utilities for HDL Orientation

- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example Summary






passed


SystemC modeling of 1-bit Adder

100 % -


simpleHierarchicalTB.cpp simpleHierarchical.h + SC Start (Global Scope) Top-Level #include <systemc.h> □class XORgate : public sc module { simpleHierarchical.h public: sc port<sc signal in if<sc logic>, 1> i1, i2; sc port<sc signal out if<sc logic>, 1> o1; SC CTOR(XORgate) SC_METHOD(evl); sensitive << i1 << i2; 12 13 void evl(); 14 ⊕class AO2gate { ... }; □class oneBitAdder : public sc_module { 30 public: sc_port<sc_signal_in_if<sc_logic>, 1> i1, i2, i3; sc_port<sc_signal_out_if<sc_logic>, 1> o1, o2; **sc_signal** is similar to VHDL signals sc_signal<sc_logic> x1; which has methods for handling 36 XORgate* XORa; hardware concurrency 37 XORgate* XORb; 38 AO2gate* AO2a; 39 40 SC HAS PROCESS(oneBitAdder); Module ports that are bound to x1 oneBitAdder(sc module name); have access to interfaces **SC_HAS_PROCESS** constructor can be separate from module declaration and other arguments also can be

© Zainalabedin Navabi - SystemC Modeling






- Waveform in a VCD viewer
 - Generated VCD file can been visualized using a VCD viewer
 - Some of VCD viewer simulators:
 - Wave Editor
 - GTKWave




- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example Summary

Utilities for HDL Orientation



- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- Timing & SystemC RT-Level Modeling
 - Hierarchical timed design for Serial Adder
 - Timed Components
 - Top-Level
 - Testbench
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example Summary

Hierarchical timed design for Serial Adder



Hierarchical timed design for Serial Adder

Timed Components

XOR Gate

SC THREAD is mean to be executed only once throughout the simulation. It is able to execute for the whole duration of the simulation using an infinite loop

Suspend until the next event on i1 or i2

```
simpleHierarchical.cpp + × serialAddingMain.cpp
simpleHierarchical.h
                                                                       serialAddingTB.cpp
Serial Adding
                                    (Global Scope)
          #include "simpleHierarchical.h"
         □void XORgate::evl()
              while (true)
                  if (i1->read() == i2->read())
                      wait(Td);
                      o1->write(SC_LOGIC_0);
                  else
                      wait(Td);
                      o1->write(SC LOGIC 1);
     19


    void AO2gate::evl() { ... }

     39
        □void Dflipflop::evl()
     40
     41
              while (true)
                                                                               simpleHierarchical.cpp
     42
     43
                  if (rst == SC LOGIC 1) {
     44
                      wait(0.6, SC_NS);
                      Q = SC LOGIC 0;
     46
     47
                  else if (clk->event() && (clk == '1')) {
     48
                      wait(0.6, SC NS);
     49
     50
     51
                  wait();
     52
     53
100 %
                                                                                                                    22
      © Zainalabedin Navabi - SystemC Modeling
```


Hierarchical timed design for Serial Adder

serial Adding TB.h simpleHierarchical.h → x simpleHierarchical.cpp serialAddingTB.cpp Serial Adding (Global Scope) Timed Components #include <systemc.h> simpleHierarchical.h • 1-bit Adder sc in<sc logic> i1, i2; sc_out<sc_logic> o1; sc time Td; SC HAS PROCESS(XORgate); XORgate::XORgate sc module name, sc time delay Td = delay; SC_THREAD(ev1); sensitive << i1 << i2; void evl(); 17 }; ■ SC_MODULE(A02gate) { ... } ☐SC MODULE(oneBitAdder) sc_in<sc_logic> i1, i2, i3; sc out<sc logic> o1, o2; // Carry, Sum sc signal<sc logic> x1; XORgate* XORa: Passing delay values XORgate* XORb; AO2gate* AO2a; SC_CTOR(oneBitAdder) Submodule instantiation and XORa = new XORgate("xor_insta", sc_time(0.5, SC_NS)); (*XORa) (i1, i2, x1); binding by position XORb = new XORgate("xor_instb", sc_time(0.5, SC_NS)); (*XORb) (x1, i3, o2); A02a = new A02gate("ao2_insta", sc_time(0.4, SC_NS)); (*AO2a) (i1, i2, x1, i3, o1); 23 Zamaiabedin Navabi - Systeme Modeling

Hierarchical timed design for Serial Adder




Hierarchical timed design for Serial Adder



Hierarchical timed design for Serial Adder

serialAddingTB.h simpleHierarchical.h simpleHierarchical.cpp serialAddingTB.cpp Serial Adding (Global Scope) Top-Level 58 59 sc_in<sc_logic> clk, rst, D; simpleHierarchical.h 60 sc_out<sc_logic> Q; 61 62 SC CTOR(Dflipflop) 63 SC_THREAD(ev1); 65 sensitive << clk << rst; 66 67 void evl(); 68 }; ☐SC MODULE(serialAdding) 72 73 sc in<sc logic> ain, bin, reset, clock; 74 sc out<sc logic> sum; 75 76 sc_signal<sc_logic> co, ci; Serial Adder 77 78 oneBitAdder* FA1; 79 Dflipflop* FF1; ain 80 sum bin 81 📥 SC_CTOR(serialAdding) 82 Submodule instantiation and 83 FA1 = new oneBitAdder("FA instance"); FA1->i1(ain); binding by name FA1->i2(bin); →D DFF Q FA1->i3(ci); 87 FA1->o1(co); 88 FA1->o2(sum); 89 FF1 = new Dflipflop("FF instance"); clock 90 FF1->clk(clock); reset 91 FF1->rst(reset); 92 FF1->D(co); 93 FF1->Q(ci); 94 95 © Zainalabedin Navabi - SystemC Modeling

Hierarchical timed design for Serial Adder




Hierarchical timed design for Serial Adder

Testbench


```
serialAddingMain.cpp
                                                                   serialAddingTB.h
simpleHierarchical.cpp
                       serialAddingTB.cpp + X
Serial Adding
                                  (Global Scope)
       □void serialAddingTB::clockGeneration()
             while (true)
                                                                               serialAddingTB.cpp
                 wait(17, SC NS);
                 clock = SC_LOGIC_0;
                 wait(17, SC NS);
                 clock = SC LOGIC 1;
    11
    12
       □void serialAddingTB::resetAssertion()
    13
    14
             while (true)
                 wait(37, SC NS);
    18
                 reset = SC_LOGIC_0;
    19
                 wait(59, SC NS);
                 reset = SC LOGIC 1;
    21
                 wait(59, SC_NS);
    22
                 reset = SC LOGIC 0;
    23
                 wait();
    24
    25
    26
       □void serialAddingTB::ainWaveform()
    27
    28
             while (true)
    29
    30
                 wait(7, SC NS);
                 ain = SC_LOGIC_0;
    32
                 wait(59, SC_NS);
    33
                 ain = SC LOGIC 1;
    34
                 wait(83, SC_NS);
    35
                 ain = SC LOGIC 0;
                 wait(107, SC NS);
    37
                 ain = SC_LOGIC_1;
    38
                 wait();
    39
    40
```

Hierarchical timed design for Serial Adder



Hierarchical timed design for Serial Adder

Waveform in a VCD viewer



- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- Components for RTL Design
 - Combinational
 - Adder
 - Mux
 - Tri-State
 - Sequential
 - D-Register
 - Counter
 - Shift-Register
- + SystemC RTL Design Example

- SystemC Functional Modeling
- + SystemC Functional Design Example Summary

Four value logic

- sc_logic is four value logic
 - Logic value 0 and 1 are for standard logic values
 - Z represents high impedance
 - X represents unknown value
 - Vector version is sc_lv<n>
- sc_bit is two value logic
 - Logic value 0 and 1 are for standard logic values
 - Vector version is sc_bv<n>
- sc_resolved is four value logic which is used for the signals which can be simultaneously driven by several sources

Combinational

Adder

```
partsLibrary.h → × handleMemory_TB.h
                                      handleMemory.cpp
                                                            handleMemory.h
Datapath Components
                                     (Global Scope)
         #include <systemc.h>
         // nBitAdder: n Bit adder with carry in and carry out
        □class nBitAdder : public sc module
             sc_port<sc_signal_in_if <sc_lv<8>>, 1> ain, bin;
             sc port<sc signal in if <sc logic>, 1> ci;
             sc port<sc signal out if <sc lv<8>>, 1> addout;
                                                                                            PartsLibrary.h
             sc_port<sc_signal_out_if <sc_logic>, 1> co;
             SC_CTOR(nBitAdder)
                 SC_METHOD(adding);
                 sensitive << ain << bin << ci;
             void adding();
    18
         // octalMux2to1: 8-bit 2 to 1 multiplexer

□SC MODULE(octalMux2to1)

    22
    23
             sc in≺sc logic> sel;
             sc in<sc lv<8> > ain, bin;
             sc out<sc lv<8> > yout;
    27 Ė
             SC CTOR(octalMux2to1)
    28
    29
                 SC_METHOD(muxing);
    30
                 sensitive << ain << bin << sel;
    31
    32
             void muxing();
    33
         // octalTriState: 8-bit Tri-state logic
    36
       □SC MODULE(octalTriState)
    37
    38
             sc in<sc logic> sel;
    39
             sc_in<sc_lv<8> > ain;
    40
             sc out<sc lv<8> > yout;
                              © Zainalabedin Navabi - SystemC Modeling
```

Combinational

Adder

```
handleMemory_TB.h
                                       handleMemory.cpp
                                                             handleMemory.h
                                                                                 partsLibrary.cpp 💠
partsLibrary.h
Datapath Components
                                 → nBitAdder_channelSpecific

→ Ø adding()

          #include "partsLibrary.h"
        ∃void nBitAdder::adding()
             sc lv<9> res;
                                                                  Add operation is not defined for the logic type
              res = ain->read().to_uint() + bin->read().to_uint()
                                          + ci->read().value();
              addout->write(res.range(7, 0));
              co->write(res[8]);
                                                                                         partsLibrary.cpp
        Dvoid octalMux2to1::muxing() {
             if (sel->read() == '1') yout->write(bin);
              else yout->write(ain);
    15
                                                                         To_unit() is only valid for vectors
        □void octalTriState::selecting() {
             if (sel == '1') yout = ain;
                                                                            Value() is used for one bit
     19
             else yout = "ZZZZZZZZZ";
    20
    21
    22
        □void dRegisterRaE::registering()
    23
    24
             if (rst == '1')
     25
                  regout = "00000000";
     28
             else if (clk->event() && (clk == '1'))
     29
     30
                  if (cen == '1') regout = regin;
     31
    32
        □void dRegisterRaEZ::registering()
     35
    36
             if (rst == '1')
    37
                  regout = "000000000";
             else if (clk->event() && (clk == '1'))
```

Combinational

handleMemory_TB.h handleMemory.cpp handleMemory.h partsLibrary.cpp 💠 partsLibrary.h Datapath Components → nBitAdder_channelSpecific → Ø adding() Adder #include "partsLibrary.h" Use dereferencing -> because of using pointer ∃void nBitAdder::adding() ports sc lv<9> res; res = ain->read().to_uint() + bin->read().to_uint() variable + ci->read().value(); addout->write(res.range(7, 0)); co->write(res[8]); partsLibrary.cpp Dvoid octalMux2to1::muxing() { if (sel->read() == '1') yout->write(bin); else yout->write(ain); 15 The assigned value to the signal is not □void octalTriState::selecting() { if (sel == '1') yout = ain; available immediately. It will be updated after 19 else yout = "ZZZZZZZZZ"; 20 delta delay 22 □void dRegisterRaE::registering() 23 24 if (rst == '1') Variables represent software-like variables 25 regout = "00000000"; with no timing 28 else if (clk->event() && (clk == '1')) 29 30 if (cen == '1') regout = regin; 31 32 Signals and 34 □void dRegisterRaEZ::registering() 35 variables 36 if (rst == '1') 37 regout = "00000000"; else if (clk->event() && (clk == '1'))

Combinational

partsLibrary.h → × handleMemory_TB.h

Adder

```
→ Ø Memory(sc_module_name)
Datapath Components
                               → Memory<ADDRESS, WORD_LENGTH>
        // nBitAdder: n Bit adder with carry in and carry out
   226 □SC MODULE(nBitAdder channelSpecific)
   227
             sc_in<sc_lv<8> > ain, bin;
   228
   229
             sc_in<sc_logic> ci;
                                                                                        partsLibrary.h
   230
             sc_out<sc_lv<8> > addout;
   231
            sc_out<sc_logic > co;
   232
   233
            SC_CTOR(nBitAdder_channelSpecific)
   234
   235
                SC_METHOD(adding);
   236
                 sensitive << ain << bin << ci;
   237
   238
             void adding();
                             © Zainalabedin Navabi - SystemC Modeling
```

handleMemory.cpp

Combinational

Adder

```
partsLibrary.h
                handleMemory_TB.h
                                       handleMemory.cpp
                                                             handleMemory.h
                                                                                 partsLibrary.cpp + ×

→ ② carrying()

                                 → uCounterRaELCo

    Datapath Components

     89   □void rShifterRaEL::shifting()
    90
    91
              if (rst == '1')
    92
    93
                  shftout = "00000000";
             else if (clk->event() && (clk == '1'))
                                                                                              partsLibrary.cpp
                  if (pld == '1') shftout = parin;
    98
                  else if (sen == '1') shftout =
    99
                      (sin, shftout->read().range(7, 1));
   100
   101
   102
         void nBitAdder_channelSpecific::adding()
   103
   104
   105
              sc lv<9> res;
                                                                       Using dot for accessing
   106
              res = ain.read().to_uint() + bin.read().to_uint()
   107
                                          + ci.read().value();
                                                                               functions
   108
              addout = res.range(7, 0);
   109
              co = res[8];
   110
```

Combinational

Tri-State

```
partsLibrary.h + X handleMemory_TB.h
                                                             handleMemory.h
                                       handleMemory.cpp
                                      (Global Scope)
Datapath Components
              sc_port<sc_signal_in_if <sc_logic>, 1> ci;
              sc_port<sc_signal_out_if <sc_lv<8>>, 1> addout;
    10
             sc_port<sc_signal_out_if <sc_logic>, 1> co;
     11
    12
             SC CTOR(nBitAdder)
                                                                                                partsLibrary.h
     14
                  SC_METHOD(adding);
    15
                  sensitive << ain << bin << ci;
    16
              void adding();
     18
    19
          // octalMux2to1: 8-bit 2 to 1 multiplexer

□SC_MODULE(octalMux2to1)

    22
    23
             sc_in<sc_logic> sel;
    24
             sc in<sc lv<8> > ain, bin;
     25
             sc out<sc lv<8> > yout;
     26
    27
             SC CTOR(octalMux2to1)
     28
                  SC_METHOD(muxing);
     30
                  sensitive << ain << bin << sel;
     31
    32
             void muxing();
    33
    34
          // octalTriState: 8-bit Tri-state logic
     36
         SC MODULE(octalTriState)
     38
             sc_in<sc_logic> sel;
              sc_in<sc_lv<8> > ain;
     40
              sc_out<sc_lv<8> > yout;
    42
             SC_CTOR(octalTriState)
                  SC_METHOD(selecting);
    45
                  sensitive << ain << sel;
              void selecting();
                              © Zainalabedin Navabi - SystemC Modeling
```

Combinational

Tri-State

```
partsLibrary.cpp +
partsLibrary.h
                 handleMemory_TB.h
                                        handleMemory.cpp
                                                              handleMemory.h
Datapath Components
                                  → nBitAdder_channelSpecific

→ Ø adding()

          #include "partsLibrary.h"
        □void nBitAdder::adding()
              sc lv<9> res;
              res = ain->read().to_uint() + bin->read().to_uint()
                                          + ci->read().value();
              addout->write(res.range(7, 0));
              co->write(res[8]);
     10
                                                                                          partsLibrary.cpp
        Dvoid octalMux2to1::muxing() {
              if (sel->read() == '1') yout->write(bin);
              else yout->write(ain);
    15
        ∃void octalTriState::selecting() {
              if (sel == '1') yout = ain;
    18
              else yout = "ZZZZZZZZZ";
    20
    22
        □void dRegisterRaE::registering()
    23
    24
              if (rst == '1')
    25
                  regout = "00000000";
    27
     28
              else if (clk->event() && (clk == '1'))
    29
     30
                  if (cen == '1') regout = regin;
    31
    32
    34
        □void dRegisterRaEZ::registering()
    35
    36
              if (rst == '1')
    37
                  regout = "000000000";
              else if (clk->event() && (clk == '1'))
```

Sequential

partsLibrary.h 💠 🗙 handleMemory_TB.h handleMemory.cpp handleMemory.h Datapath Components (Global Scope) // dRegisterRaE: D Register w/ asynch Reset, clock Enable Register SC MODULE(dRegisterRaE) 52 sc in<sc logic> rst, clk, cen; 54 sc in<sc lv<8> > regin; partsLibrary.h sc out<sc lv<8> > regout; 56 SC_CTOR(dRegisterRaE) SC_METHOD(registering); sensitive << rst << clk; Static sesitivity void registering(); // dRegisterRaEZ: D Register w/ asynch Reset, clock Enable, load Zero □SC MODULE(dRegisterRaEZ) 67 sc_in<sc_logic> rst, clk, cen, zer; 69 sc in<sc lv<8> > regin; sc out<sc lv<8> > regout; SC CTOR(dRegisterRaEZ) 74 SC METHOD(registering); 75 sensitive << rst << clk; 76 77 void registering(); 78 // dRegisterRsE: D Register w/ sync Reset, clock Enable 81 □SC MODULE(dRegisterRsE) 82 83 sc in<sc logic> rst, clk, cen; 84 sc in<sc lv<8> > regin; 85 sc_out<sc_lv<8> > regout; 86 87 SC_CTOR(dRegisterRsE) 88 SC METHOD(registering); 90 sensitive << clk.pos();

Sequential

partsLibrary.h handleMemory_TB.h handleMemory.cpp handleMemory.h partsLibrary.cpp += Datapath Components → nBitAdder_channelSpecific → Ø adding() Register # 22 void dRegisterRaE::registering() if (rst == '1') partsLibrary.cpp Asynch reset regout = "00000000"; else if (clk->event() && (clk == '1')) (cen == '1') regout = regin; **Dynamic** sensitivity 34 ⊡void dRegisterRaEZ::registering() 35 **if** (rst == '1') regout = "000000000"; 39 40 else if (clk->event() && (clk == '1')) 41 42 if (cen == '1') { 43 if (zer == '1') regout = 0; else regout = regin; 46 47 48 □void dRegisterRsE::registering() { 50 if (rst == '1') { 51 regout = 0; 52 53 else if (cen == '1') { 54 regout = regin; 55 56 58 □void uCounterRaEL::counting() 59 if (rst == '1') Zainalabedin Navabi - SystemC Modeling

Sequential

Register

```
partsLibrary.h → ×

→ SC_CTOR(octalMux2to1)


            Datapath Components
                                                 (Global Scope)
                     // dregisterrse: D register W/ Sync Reset, clock Enable
                    SC MODULE(dRegisterRsE)
                82
                83
                         sc in<sc logic> rst, clk, cen;
                84
                         sc in<sc lv<8> > regin;
                                                                                                       partsLibrary.h
                85
                         sc out<sc lv<8> > regout;
                86
                87
                         SC_CTOR(dRegisterRsE)
                              SC_METHOD(registering);
.pos() can only
                             sensitive << clk.pos();</pre>
 be used for
                          void registering();
     sc_in
                     // uCounterRaEL: Up-counter w/ asynch Reset, clock Enable, parralel Load

□ SC_MODULE(uCounterRaEL)

                97
                98
                          sc_in<sc_logic> rst, clk, cen, pld;
                99
                          sc in<sc lv<8> > parin;
               100
                         sc out<sc lv<8> > cntout;
               101
               102
                         SC CTOR(uCounterRaEL)
               103
               104
                             SC METHOD(counting);
               105
                              sensitive << rst << clk;
               106
               107
                          void counting();
               108
                     };
               109
                     // uCounterRaELCo: Up-counter w/ asynch Reset, clock Enable, parallel Load, Carry
               111 □SC MODULE(uCounterRaELCo)
               112
               113
                         sc in<sc logic> rst, clk, cen, pld;
               114
                         sc_in<sc_logic> ci;
                         sc out<sc_logic> co;
               115
               116
                          sc_in<sc_lv<8> > parin;
               117
                         sc out<sc lv<8> > cntout;
               118
               119 😑
                         SC CTOR(uCounterRaELCo)
               120
```

Sequential

Register



Sequential

```
partsLibrary.h → × handleMemory_TB.h
                                        handleMemory.cpp
                                                              handleMemory.h

    Datapath Components

                                      (Global Scope)
          // dRegisterRsE: D Register w/ sync Reset, clock Enable
     81 □SC MODULE(dRegisterRsE)
     82
     83
              sc_in<sc_logic> rst, clk, cen;
                                                                                                      partsLibrary.h
     84
              sc in<sc lv<8> > regin;
     85
              sc out<sc lv<8> > regout;
     86
     87
              SC CTOR(dRegisterRsE)
     88
     89
                  SC METHOD(registering);
     90
                  sensitive << clk.pos();
     91
     92
              void registering();
     93
         };
     94
          // uCounterRaEL: Up-counter w/ asynch Reset, clock Enable, parralel Load
     96
         SC MODULE(uCounterRaEL)
     97
     98
              sc_in<sc_logic> rst, clk, cen, pld;
     99
              sc in<sc lv<8> > parin;
    100
              sc out<sc lv<8> > cntout;
    101
    102
              SC_CTOR(uCounterRaEL)
    103
    104
                  SC_METHOD(counting);
    105
                  sensitive << rst << clk;
    106
    107
              void counting();
    108
    109
   110
          // uCounterRaELCo: Up-counter w/ asynch Reset, clock Enable, parallel Load, Carry
        □SC_MODULE(uCounterRaELCo)
   111
   112
   113
              sc_in<sc_logic> rst, clk, cen, pld;
   114
              sc in<sc logic> ci;
   115
              sc out<sc logic> co;
   116
              sc in<sc lv<8> > parin;
   117
              sc out<sc lv<8> > cntout;
   118
   119
              SC_CTOR(uCounterRaELCo)
   120
100 % -
```

Sequential

```
handleMemory_TB.h
                                       handleMemory.cpp
                                                             handleMemory.h
                                                                                partsLibrary.cpp + ×
partsLibrary.h
Datapath Components
                                 → dRegisterRsE
                                                                    58
        □void uCounterRaEL::counting()
    59
    60
             if (rst == '1')
                                                                                           partsLibrary.cpp
    61
    62
                 cntout = 0;
    63
    64
             else if (clk->event() && (clk == '1'))
    65
    66
                 if (pld == '1') cntout = parin;
                 else if (cen == '1') cntout = cntout->read().to_uint() + 1;
    68
    69
       □void uCounterRaELCo::counting()
    72
    73
             if (rst == '1')
    75
                 cntout = "00000000";
             else if (clk->event() && (clk == '1'))
    78
                 if (pld == '1') cntout = parin;
    80
                 else if (cen == '1' && ci == '1') cntout = cntout->read().to_uint() + 1;
    81
    82
    83
       □void uCounterRaELCo::carrying()
    84
             if ((ci == '1') && (cntout.read().to_uint() == 255)) co->write(SC_LOGIC_1);
    86
             else co->write(SC_LOGIC_0);
    87
    88
    89
       □void rShifterRaEL::shifting()
    90
    91
             if (rst == '1')
    92
    93
                 shftout = "00000000";
    94
    95
             else if (clk->event() && (clk == '1'))
                 if (pld == '1') shftout = parin;
                               © Zainalabedin Navabi - SystemC Modeling
```

Sequential

```
partsLibrary.h + X handleMemory_TB.h
                                                             handleMemory.h
                                       handleMemory.cpp
Datapath Components
                                      (Global Scope)
         // uCounterRaELCo: Up-counter w/ asynch Reset, clock Enable, parallel Load, Carry

∃SC MODULE(uCounterRaELCo)

   112
   113
              sc in<sc logic> rst, clk, cen, pld;
   114
              sc in<sc logic> ci;
                                                                                            partsLibrary.h
              sc_out<sc_logic> co;
   115
   116
              sc in<sc lv<8> > parin;
   117
              sc_out<sc_lv<8> > cntout;
   118
   119
              SC_CTOR(uCounterRaELCo)
   120
   121
                  SC METHOD(counting);
   122
                  sensitive << rst << clk;
   123
                  SC METHOD(carrying);
   124
                  sensitive << ci << cntout;
   125
   126
             void counting();
    127
              void carrying();
   128
   129
         // rShifterRaEL: right Shiftregister w/ asyn Reset, shift Enable, parallel Load
        □SC_MODULE(rShifterRaEL)
   132
   133
              sc in<sc logic> rst, clk, sen, pld;
   134
              sc in<sc logic> sin;
   135
              sc in<sc lv<8> > parin;
   136
             sc_out<sc_lv<8> > shftout;
   137
   138
             void shifting();
   139
   140
             SC CTOR(rShifterRaEL)
   141
   142
                  SC METHOD(shifting);
   143
                  sensitive << rst << clk;
    144
   145
         };
   146
         // Memory: Templated memory w/ datain, dataout, chip-select, read-write-bar
          template<int ADDRESS, int WORD LENGTH>
        □class Memory : public sc module {
   150
         public:
100 % 🕶
```

Sequential

```
partsLibrary.h
                handleMemory_TB.h
                                       handleMemory.cpp
                                                              handleMemory.h
                                                                                 partsLibrary.cpp → ×
Datapath Components
                                 → dRegisterRsE
                                                                     → Ø registering()
    58
        □void uCounterRaEL::counting()
                                                                                             partsLibrary.cpp
    59
    60
              if (rst == '1')
    61
    62
                  cntout = 0;
    63
              else if (clk->event() && (clk == '1'))
    65
                  if (pld == '1') cntout = parin;
    66
    67
                  else if (cen == '1') cntout = cntout->read().to_uint() + 1;
    68
    69
    70
         void uCounterRaELCo::counting()
    72
    73
              if (rst == '1')
    74
                  cntout = "00000000";
              else if (clk->event() && (clk == '1'))
    78
    79
                  if (pld == '1') cntout = parin;
    80
                  else if (cen == '1' && ci == '1') cntout = cntout->read().to uint() + 1;
    81
    82
    83
         void uCounterRaELCo::carrying()
                                                                                               It Produces co when it
    84
    85
              if ((ci == '1') && (cntout.read().to_uint() == 255)) co->write(SC_LOGIC_1);
                                                                                                       rolls over
    86
              else co->write(SC_LOGIC_0);
    87
    88
    89
        □void rShifterRaEL::shifting()
    90
                                                                                          Carry in and carry out
    91
              if (rst == '1')
    92
                                                                                          features are used for
    93
                  shftout = "000000000";
    95
              else if (clk->event() && (clk == '1'))
                                                                                                 cascading
    96
                  if (pld == '1') shftout = parin;
```

Sequential

Shift-Register

```
partsLibrary.h 🗢 🗙 handleMemory TB.h
                                                              handleMemory.h
                                       handleMemory.cpp
Datapath Components
                                      (Global Scope)
         // uCounterRaELCo: Up-counter w/ asynch Reset, clock Enable, parallel Load, Carry

□SC MODULE(uCounterRaELCo)

   112
   113
              sc in<sc logic> rst, clk, cen, pld;
   114
              sc in<sc logic> ci;
                                                                                            partsLibrary.h
   115
              sc out<sc logic> co;
   116
              sc in<sc lv<8> > parin;
   117
              sc_out<sc_lv<8> > cntout;
   118
   119
              SC_CTOR(uCounterRaELCo)
   120
   121
                  SC METHOD(counting);
   122
                  sensitive << rst << clk;
   123
                  SC_METHOD(carrying);
   124
                  sensitive << ci << cntout;
   125
   126
              void counting();
   127
              void carrying();
   128
   129
         // rShifterRaEL: right Shiftregister w/ syn Reset, shift Enable, parallel Load

□SC_MODULE(rShifterRaEL)

   132
   133
              sc in<sc logic> rst, clk, sen, pld;
   134
              sc in<sc logic> sin;
   135
              sc in<sc lv<8> > parin;
   136
              sc_out<sc_lv<8> > shftout;
   137
   138
              void shifting();
   139
   140
              SC CTOR(rShifterRaEL)
   141
   142
                  SC METHOD(shifting);
   143
                  sensitive << rst << clk;
    144
   145
         };
         // Memory: Templated memory w/ datain, dataout, khip-select, read-write-bar
          template<int ADDRESS, int WORD LENGTH>
   149
        □class Memory : public sc module {
   150
          public:
100 % -
               🛇 Zainalabedin Navabi - SystemC Modeling
```

Sequential

Shift-Register

```
partsLibrary.h
                handleMemory_TB.h
                                       handleMemory.cpp
                                                            handleMemory.h
                                                                                partsLibrary.cpp + ×

    Datapath Components

                                 → uCounterRaELCo
        Pvoid rShifterRaEL::shifting()
     90
    91
              if (rst == '1')
    92
                                                                                           partsLibrary.cpp
    93
                  shftout = "00000000";
    94
    95
              else if (clk->event() && (clk == '1'))
    96
    97
                  if (pld == '1') shftout = parin;
    98
                  else if (sen == '1') shftout =
    99
                     (sin, shftout->read().range(7, 1));
    100
    101
    102
    103
        pvoid nBitAdder_channelSpecific::adding()
    104
    105
              sc lv<9> res;
              res = ain.read().to_uint() + bin.read().to_uint()
    106
    107
                                         + ci.read().value();
    108
              addout = res.range(7, 0);
    109
              co = res[8];
    110
100 % -
                                                                                                                          49
                    © Zainalabedin Navabi - SystemC Modeling
```

SystemC Modeling

- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example

Sequence Detector 11011

A configurable Memory


Exponential Circuit

SystemC Functional Modeling

+ SystemC Functional Design - Example Summary


Sequence Detector 11011

State Diagram



Sequence Detector 11011


Huffman Model



Sequence Detector 11011

```
sequenceDetectorTB.cpp
                                                  sequenceDetector.h
                                                                        sequenceDetectorTB.h
                          sequenceDetector.cpp
Sequence Detector
                                    (Global Scope)
          #include <systemc.h>
        □SC_MODULE(sequenceDetector)
              sc_in<sc_logic> in, rst, clk;
              sc_out<sc_logic> out;
              enum states { ST0, ST1, ST2, ST3, ST4, ST5 };
     10
              sc_signal<states> Nstate, Pstate;
     11
                                                                             sequenceDetector.h
    12
              SC CTOR(sequenceDetector)
     13
     14
                  Pstate.write(ST0);
     15
                  Nstate.write(ST0);
     16
    17
                  SC METHOD(evlCombinational);
     18
                      sensitive << in << Pstate;
     19
    20
                  SC_METHOD(evlSequential);
     21
                      sensitive << clk << rst;
    22
    23
     24
              void evlCombinational();
    25
              void evlSequential();
    26
     27
```

Sequence Detector 11011



Sequence Detector 11011

Testbench

```
sequenceDetectorTB.cpp
                        sequenceDetector.cpp
                                               sequenceDetector.h
                                                                   sequenceDetectorTB.h 💠
Sequence Detector
                                 (Global Scope)
         #include "sequenceDetector.h"
       □SC MODULE(sequenceDetectorTB)
             sc_signal<sc_logic> sin, reset, clock;
             sc signal<sc logic> sout;
             sequenceDetector* UUT;
                                                                         sequneceDetectorTB.h
    10
             SC CTOR(sequenceDetectorTB)
    11
    12
                 UUT = new sequenceDetector ("sequenceDetector instance");
    13
                    UUT->in(sin);
    14
                    UUT->rst(reset);
    15
                    UUT->clk(clock);
    16
                    UUT->out(sout);
    17
    18
                 SC THREAD(clockGeneration);
    19
                 SC THREAD(resetAssertion);
    20
                 SC THREAD(inWaveform);
    21
    22
             void clockGeneration();
    23
             void resetAssertion();
             void inWaveform();
    25
    26
```

Sequence Detector 11011

Testbench

```
sequenceDetectorTB.cpp 💠 🗙
                         sequenceDetector.cpp
                                                  sequenceDetector.h
                                                                         sequenceDetectorTB.h
Sequence Detector
                                    (Global Scope)
          #include "sequenceDetectorTB.h"
        □void sequenceDetectorTB::clockGeneration()
              while (true)
                  wait(17, SC_NS);
                  clock = SC_LOGIC_0;
                                                                        sequenceDetectorTB.cpp
                  wait(17, SC_NS);
                  clock = SC_LOGIC_1;
     11
     12
    13

    □ void sequenceDetectorTB::resetAssertion()

     15
              while (true)
     16
                  wait(37, SC NS);
     18
                  reset = SC_LOGIC_0;
                  wait(59, SC_NS);
                  reset = SC_LOGIC_1;
                  wait(59, SC_NS);
     22
                  reset = SC LOGIC 0;
     23
                  wait();
     24
     25

⊡void sequenceDetectorTB::inWaveform()
     27
     28
              while (true)
                  wait(37, SC_NS);
     31
                  sin = SC_LOGIC_1;
                  wait(83, SC_NS);
                  sin = SC_LOGIC_0;
                  wait(41, SC NS);
                  sin = SC_LOGIC_1;
     36
                  wait(57, SC_NS);
     37
                  sin = SC_LOGIC 0;
     38
     39
     40
```


Sequence Detector 11011


o sc_main


```
sequenceDetectorTB.cpp
                         sequenceDetector.cpp
                                                 sequenceDetectorMain.cpp +
Sequence Detector
                                   (Global Scope)
         #include "sequenceDetectorTB.h"
        ⊡int sc_main(int argc, char **argv)
             sequenceDetectorTB* TOP = new sequenceDetectorTB("sequenceDetectorTB_instance");
             sc trace file* VCDFile;
             VCDFile = sc_create_vcd_trace_file("sequenceDetector");
             sc trace(VCDFile, TOP->sin, "serialInput");
             sc_trace(VCDFile, TOP->reset, "reset");
             sc trace(VCDFile, TOP->clock, "clock");
    12
             sc_trace(VCDFile, TOP->sout, "mooreOutput");
    13
             sc start(4000, SC NS);
                                                                        sequenceDetectorMain.cpp
    15
             return 0;
    16
```


Sequence Detector 11011

VCD waveform









```
partsLibrary.h → × handleMemory.h
handleMemory.cpp
                      handleMemory_TB.h
                                             partsLibrary.cpp

    Datapath Components

                                      (Global Scope)
          template<int ADDRESS, int WORD LENGTH>
        void Memory<ADDRESS, WORD_LENGTH>::memdump() {
    221
    222
              int i;
    223
              sc lv<WORD LENGTH> data;
    224
                                                                                                partsLibrary.h
    225
              ofstream out(dumpFile);
    226
              wait(dumpTime);
    227
              out << "Dump occurs at: " << sc_time_stamp() << '\n'
    228
    229
              for (i = 0; i<addrSpace; i++) {</pre>
    230
                  data = mem[i];
    231
                  out << i << ":\t" << data << "\n";
    232
    233
    234
          // nBitAdder: n Bit adder with carry in and carry out
        □SC MODULE(nBitAdder channelSpecific)
    237
    238
              sc in<sc lv<8> > ain, bin;
    239
              sc in≺sc logic> ci;
    240
              sc out<sc lv<8> > addout;
   241
              sc_out<sc_logic > co;
    242
    243
              SC CTOR(nBitAdder channelSpecific)
    244
    245
                  SC_METHOD(adding);
    246
                  sensitive << ain << bin << ci;
    247
    248
              void adding();
    249
```

```
handleMemory TB.h → × partsLibrary.cpp
handleMemory.cpp
                                                               partsLibrary.h
                                                                               handleMemory.h

    Datapath Components

                                     (Global Scope)
      1 ∃#include "partsLibrary.h"
        #include "handleMemory.h"

□SC MODULE(handleMemory TB)
                                                                                     HandleMemory_TB.h
              sc signal rv<8> databusin, databusout;
              sc_signal_rv<10> addrbus;
              sc_signal_resolved cs, rwbar;
             handleMemory* EXC1;
     11
             Memory<10, 8>* MEM;
     12
    13
             SC CTOR(handleMemory TB)
     14
     15
                  EXC1 = new handleMemory("EXC Instance");
    16
                      (*EXC1) (addrbus, databusin, databusout, cs, rwbar);
     17
                 MEM = new Memory<10, 8>("MEM_Instance", sc_time(2000, SC_NS), "memout.txt");
     18
                      (*MEM) (addrbus, databusin, databusout, cs, rwbar);
     19
    20
    21
22
             void resetting();
                                                                                    Controller and datapath
              void clocking();
     23
              void displaying();
    24
                                                                                          class pointers
100 % -
```

$$e^{x} = \sum_{k=0}^{\infty} \frac{x^{k}}{k!} = 1 + \frac{x^{1}}{1!} + \frac{x^{2}}{2!} + \frac{x^{3}}{3!} + \cdots$$

```
term = 1;
exp = 1;
for( i = 1; i < n; i++ ) {
   term = term × x × ( 1 / i );
   exp = exp + term;
}</pre>
```

Exponential Circuit


```
e^{x} = \sum_{k=0}^{\infty} \frac{x^{k}}{k!} = 1 + \frac{x^{1}}{1!} + \frac{x^{2}}{2!} + \frac{x^{3}}{3!} + \cdots
```


Using only one Multiplier


```
term = 1;
exp = 1;
for(i = 1; i < n; i++) {
   term = term × (1 / i);
   term = term × x;
   exp = exp + term;
}</pre>
```


Exponential Circuit


Datapath & Controller

















```
partsLibrary.cpp
Adder.h → X Register.h
                           partsLibrary.h
                                                               EXPTB.cpp
  (Global Scope)
         #include <systemc.h>
                                                                                   Adder.h
        □template <int T> SC_MODULE (Adder){
             sc in <sc lv<T> > in1, in2;
             sc out < sc lv<T> > out;
             SC CTOR (Adder)
                 SC_METHOD(Adding);
                 sensitive << in1 << in2;
             void Adding()
                 sc lv<T> vout;
                 vout = (sc_uint<T>) in1 + (sc_uint<T>) in2;
                 out = vout;
```

```
Register.h → × partsLibrary.h
                                           partsLibrary.cpp
Adder.h
                                                               EXPTB.cpp
                                                                              EXPTB.h
  (Global Scope)
         #include <systemc.h>
         template <int T>
       □class dRegister : public sc_module {
                                                                                       Register.h
         public:
             sc in <sc logic> clk, rst, cen;
             sc_in <sc_lv<T> > regin;
             sc_out <sc_lv<T> > regout;
             SC HAS PROCESS(dRegister);
             dRegister(sc_module_name);
    12
    13
             void registering();
    14
         template <int T>
       □dRegister<T>::dRegister(sc_module_name)
    18
    19
             SC_METHOD(registering);
    20
             sensitive << clk << rst;
    21
    22
         template <int T>
        □void dRegister<T>::registering()
             sc lv<T> tmp;
    27
             if (rst =='1')
    28
                 for (int i =0; i <T; i++)
    30
                     tmp[i] = sc_logic(0);
    31
                 regout = tmp;
    32
             else if ((clk->event()) && (clk == '1')){
    34
                 if (cen == '1') regout = regin;
    35
               © Zainalabedin Navabi - SystemC Modeling
```

```
Adder.h
                       partsLibrary.h + × partsLibrary.cpp
                                                      EXPTB.cpp
                                                                    EXPTB.h
          Register.h
                                                                               main.cpp
  (Global Scope)
        #include <systemc.h>
        // nBitAdder: n Bit adder with carry in and carry out
      ⊕class nBitAdder { ... };
                                                                                     partsLibrary.h
        // octalMux2to1: 8-bit 2 to 1 multiplexer
      ⊞SC_MODULE(octalMux2to1) { ... }
        // octalTriState: 8-bit Tri-state logic
    // dRegisterRaE: D Register w/ asynch Reset, clock Enable
    // dRegisterRaEZ: D Register w/ asynch Reset, clock Enable, load Zero


★SC_MODULE(dRegisterRaEZ) { ... }
        // dRegisterRsE: D Register w/ sync Reset, clock Enable
      ⊞SC MODULE(dRegisterRsE) { ... }
        // uCounterRaEL: Up-counter w/ asynch Reset, clock Enable, parralel Load

■SC_MODULE(uCounterRaEL) { ... }
        // uCounterRaELCo: Up-counter w/ asynch Reset, clock Enable, parallel Load, Carry
  114 

SC_MODULE(uCounterRaELCo) { ... }
  132
       // rShifterRaEL: right Shiftregister w/ asyn Reset, shift Enable, parallel Load
  134 
■SC MODULE(rShifterRaEL) { ... }
  149
        // Memory: Templated memory w/ datain, dataout, chip-select, read-write-bar
        template<int ADDRESS, int WORD_LENGTH>
  170
        template<int ADDRESS, int WORD LENGTH>
      Memory<ADDRESS, WORD_LENGTH>::Memory(sc_module_name) { ... }
  184
                                                                                                                       73
        template<int ADDRESS, int WORD LENGTH>
```

```
partsLibrary.cpp → X EXPTB.cpp
Adder.h
     Register.h
           partsLibrary.h
 (Global Scope)
    #include "partsLibrary.h"
                               partsLibrary.cpp
   #void octalMux2to1::muxing() { ... }
   #void octalTriState::selecting() { ... }

    woid nBitAdder channelSpecific::adding() { ... }
```





Exponential Circuit


```
controller_exp.cpp + X EXP
EXPDesign.h
                 datapath_exp.h
                                    controller_exp.h
  (Global Scope)
          #include "controller exp.h"
        □void controller::comb 0 function()
              // Inactive output values
              rwbar = SC LOGIC 0;
              memSel = SC LOGIC 0;
              selTableData = SC LOGIC 0;
              loadExponent = SC LOGIC 0;
              rstExponent = SC LOGIC 0;
     11
              loadTerm = SC_LOGIC_0;
     12
              initTerm = SC LOGIC 0;
              rstTerm = SC LOGIC 0;
     14
              rstResultReg = SC LOGIC 0;
     15
              initResultReg = SC LOGIC 0;
              loadResultReg = SC LOGIC 0;
              enCounter = SC LOGIC 0;
     18
              rstCounter = SC_LOGIC_0;
              initCounter = SC_LOGIC_0;
     20
              busy = SC LOGIC 0;
              done = SC LOGIC 0;
```


© Zainalabedin Nav

```
EXPDesian.h
                                                                           controller_exp.cpp → ×
                      datapath_exp.h
                                                controller exp.h
   (Global Scope)
             switch( p_state ){
    24
                 case INITIALIZE:
    25
                     rstExponent = SC_LOGIC_1; rstTerm = SC_LOGIC_1;
    26
                     rstResultReg = SC LOGIC 1; rstCounter = SC LOGIC 1;
    27
    28
                 case WAIT_ON_START:
    29
                     loadExponent = SC_LOGIC_1;
    30
                     initResultReg = SC_LOGIC_1;
    31
                     initTerm = SC_LOGIC_1;
    32
                     initCounter = SC_LOGIC_1;
    33
                     enCounter = SC_LOGIC_1;
    34
                     break;
                                                                          controller_exp.cpp
    35
                 case CALC_NEXT_TERM_1:
    36
                     busy = SC_LOGIC_1;
                     selTableData = SC_LOGIC_1;
                     loadTerm = SC_LOGIC_1;
                     break;
                 case CALC_NEXT_TERM 2:
    40
                     rwbar = SC_LOGIC_1;
    41
    42
                     memSel = SC_LOGIC_1;
    43
                     selTableData = SC_LOGIC_0;
    44
                     busy = SC_LOGIC_1;
    45
                     loadTerm = SC_LOGIC_1;
    46
                     enCounter = SC_LOGIC_1;
    47
                     break:
    48
                 case ADD NEW TERM:
                     loadResultReg = SC_LOGIC_1;
    49
    50
                     busy = SC_LOGIC_1;
    51
                     break:
    52
                 case CALC_COMPLETE:
    53
                     done = SC_LOGIC_1;
    54
                     busy = SC_LOGIC_0;
    55
                     break:
    56
                 default:
                     rwbar = SC_LOGIC_0;
    58
                     memSel = SC_LOGIC_0;
                                                               Start = 0
    59
                     selTableData = SC_LOGIC_0;
                     loadExponent = SC_LOGIC_0;
    60
                     rstExponent = SC_LOGIC_0;
    61
    62
                     loadTerm = SC_LOGIC_0;
    63
                     rstTerm = SC_LOGIC_0;
    64
                     initTerm = SC_LOGIC_0;
                                                                             InitResultReg = 1
    65
                     rstResultReg = SC_LOGIC_0;
                                                                              initTerm = 1
    66
                     initResultReg = SC_LOGIC_0;
    67
                     loadResultReg = SC_LOGIC_0;
    68
                     initResultReg = SC_LOGIC_0;
    69
                     enCounter = SC_LOGIC_0;
    70
                     rstCounter = SC_LOGIC_0;
                     initCounter = SC_LOGIC_0;
                                                                                               unter = NUM-OF-TERM
                     busy = SC_LOGIC_0;
                     done = SC_LOGIC_0;
                                                                                                          76
                     break;
```










```
In file: ..\.\src\sysc\datatypes\bit\sc_logic.cpp:95
In process: testbench1.Exponential_1.Datapath.Multiplier.multiplying @ 250 ns

Warning: (W212) sc_logic value 'X' cannot be converted to bool
In file: ..\.\src\sysc\datatypes\bit\sc_logic.cpp:95
In process: testbench1.Exponential_1.Datapath.Multiplier.multiplying @ 250 ns
x = 11111111 result = 1010101111
x = 10000000 result = 0110100001

Press any key to continue . . .
```

Exponential Circuit

Waveform in a VCD viewer



SystemC Modeling


- + Taking Off From C++
- SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example Summary

SystemC Functional Modeling

- Functional Modeling
 - You just describe its behavior or function without caring about the hardware
 - Non-Synthesizable model, only for simulation
 - Faster-to-simulate and easy-to-debug
 - You can perform Design Space Exploration (DSE)
 - To model, you use loop, delay, task, wait statement, incomplete if...else

SystemC Functional Modeling

- Terminology, Other Functional Models
 - Bus Functional Modeling (BFM)
 - A bridge between functional interface (accepts transactions) and pin interfaces (operates the requisite bus protocol)
 - Cycle-accurate timing => mimic clock
 - Wrapper
 - A complete design for synchronizing and data handling



SystemC Modeling


- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- SystemC Functional Design Example


Multiplier


Divider

Exponential Circuit

Summary









```
multiplierTB.cpp + X
                                             multiplierMain.cpp
multiplier.h
             multiplierTB.h
  (Global Scope)
        #include "multiplierTB.h"
        void multiplierTB::resetting()
                                                                    multiplierTB.cpp
            while (true)
               wait(7, SC NS);
               rst = SC_LOGIC_0;
               wait(11, SC_NS);
               rst = SC_LOGIC_1;
               wait(58, SC_NS);
    12
               rst = SC_LOGIC_0;
    13
               wait();
    14
    15
    16
        void multiplierTB::clocking()
    17
    18
            while (true)
    19
    20
    21
               wait(17, SC_NS);
    22
               clk = SC LOGIC 0;
    23
               wait(17, SC_NS);
    24
               clk = SC_LOGIC_1;
    25
    26

    ∠aınaıapegin iyayapı - System€ iylogeling
```






```
SystemC 2.3.1-Accellera --- Oct 21 2019 11:59:41
Copyright (c) 1996-2014 by all Contributors,
ALL RIGHTS RESERVED


Info: (I702) default timescale unit used for tracing: 1 ps (Multiplier.vcd)
00000011 * 00000010 = 000000000000000 - Time : 510 ns
00001010 * 01001010 = 0000000111111000 - Time : 1054 ns
00000110 * 01010100 = 0000000111111000 - Time : 1734 ns


Press any key to continue . . .
```


Multiplier

Waveform in a VCD viewer









```
divider.h
                                                                                dividerTB.h
                                                                  → dividerTB
divider.h
                              dividerTB.cpp → X
              dividerTB.h
                                               dividerMain.cpp
                                                                         void dividerTB: inGenerating()
                                                                      29
  (Global Scope)
                                                                      30
                                                                             while (true)
          #include "dividerTB.h"
                                                                      31
                                                                      32
                                                                                A = "000000000";
                                                                      33
         □void dividerTB::resetting()
                                                                                B = "000000000";
                                                                      34
                                                                                go = SC_LOGIC_0;
                                                                      35
                                                                                wait(60, SC_NS);
              while (true)
                                                                      36
                                                                      37
                                                                                A = "00000011";
                   wait(7, SC_NS);
                                                                      38
                                                                                B = "00000010";
                                                                      39
                                                                                go = SC_LOGIC_1;
                   rst = SC_LOGIC_0;
                                                                      40
                                                                                wait(60, SC_NS);
                   wait(11, SC_NS);
                                                                      41
                                                                                go = SC_LOGIC_0;
                   rst = SC_LOGIC_1;
                   wait(58, SC_NS);
                                                                      43
                                                                                wait(500, SC_NS);
                                                                      44
                                                                                A = "01000000";
     12
                  rst = SC_LOGIC_0;
                                                                                B = "00001010";
                   wait();
                                                                                go = SC_LOGIC_1;
                                                                                wait(60, SC_NS);
     15
                                                                      48
                                                                                go = SC_LOGIC_0;
                                                                      49
     16
                                                                      50
                                                                                wait(500, SC_NS);
     17
           void dividerTB::clocking()
                                                                      51
                                                                                A = "01010100";
     18
                                                                      52
                                                                                B = "00000110";
     19
              while (true)
                                                                      53
                                                                                go = SC_LOGIC_1;
     20
                                                                      54
                                                                                wait(60, SC_NS);
                                                                      55
                                                                                go = SC_LOGIC_0;
                   wait(17, SC NS);
                                                                      56
     22
                   clk = SC LOGIC 0;
                                                                      57
                                                                                wait();
     23
                   wait(17, SC_NS);
                                                                      58
     24
                                                                      59
                   clk = SC LOGIC 1;
     25
                                                                      61
                                                                          void dividerTB: displaying()
     26
                                                                      62
                                                                      63
                                                                             while (true){
        64
                                                                                if (ready == '1')
                                                                      65
                                                                      66
                                                                                wait();
        67
```


```
→ 

inGenerating()

             cout << A << " / " << B << " => Quotient = " << Q << " & Remainder = " << R << " - Time : " << sc_time_stamp() << endl;

    ∠aınaıapedin iyayabi - Systemc iyiodeling

                                                                                                                            Уŏ
```



```
SystemC 2.3.1-Accellera --- Sep 29 2019 11:41:37
Copyright (c) 1996-2014 by all Contributors,
ALL RIGHTS RESERVED


Info: (I702) default timescale unit used for tracing: 1 ps (Divider.ucd)
00000011 / 0000010 => Quotient = 00000001 & Remainder = 00000001 - Time : 408 n

S 01000000 / 00000100 => Quotient = 00000110 & Remainder = 00000100 - Time : 952 n

S 01010100 / 00000110 => Quotient = 00001110 & Remainder = 00000000 - Time : 1496
ns
Press any key to continue . . .
```


Divider


Waveform in a VCD viewer



$$e^{x} = \sum_{k=0}^{\infty} \frac{x^{k}}{k!} = 1 + \frac{x^{1}}{1!} + \frac{x^{2}}{2!} + \frac{x^{3}}{3!} + \cdots$$

```
term = 1;
exp = 1;
for(i = 1; i < n; i++) {
   term = term × x × (1 / i);
   exp = exp + term;
}</pre>
```






```
exponentialTB.h + X
                                                            exponentialTB.cpp
                         exponential.h
                                                                                  exponentialMain.cpp
                           (Global Scope)
                                   #include "exponential.h"
                                                                                               exponentialTB.h

□SC MODULE(exponentialTB)

                                       sc_signal<sc_logic> clk, rst, go, ready;
                                       sc signal<float> XBus, RBus;
                                       exponential<12, 10>* EXP;
                                       SC_CTOR(exponentialTB)
                                           EXP = new exponential<12, 10> ("EXP Instance");
                                               (*EXP) (XBus, clk, rst, go, RBus, ready);
Exponential instantiation
                                           SC THREAD(resetting);
                                           SC_THREAD(clocking);
   Input generation
                                           SC THREAD(inGenerating);
                                           SC_THREAD(displaying);
                                               sensitive << ready;
                              20
                             21
                                       void resetting();
                             23
                                       void clocking();
                                       void inGenerating();
                             25
                                       void displaying();
```

```
exponentialTB.cpp + × exponentialMain.cpp
                                                                       exponential.h
                                                                                         exponentialTB.h
                                                                          (Global Scope)
                                    exponentialTB.cpp + ×
                                                         exponentialMaii
                 exponentialTB.h
exponential.h
                                                                            28 ∃void exponentialTB::inGenerating()
  (Global Scope)
                                                                            29
          #include "exponentialTB.h"
                                                                            30
                                                                                    while (true)
                                                                                                                                           exponentialTB.cpp
                                                                            32
                                                                                       XBus = 0;

□void exponentialTB: resetting()
                                                                            33
                                                                                       go = SC_LOGIC_0;
                                                                                       wait(60, SC_NS);
              while (true)
                                                                                       XBus = 0.5f;
                  wait(7, SC NS);
                                                                                       go = SC_LOGIC_1;
                  rst = SC_LOGIC_0;
                                                                            38
                                                                                       wait(60, SC_NS);
                  wait(11, SC_NS);
                                                                            39
                                                                                       go = SC_LOGIC_0;
     10
                  rst = SC LOGIC 1;
                                                                            40
     11
                                                                                       wait(500, SC_NS);
                  wait(58, SC_NS);
                                                                                       XBus = 0.3f;
     12
                  rst = SC LOGIC 0;
                                                                                       go = SC_LOGIC_1;
     13
                  wait();
                                                                            44
                                                                                       wait(60, SC_NS);
     14
                                                                            45
                                                                                       go = SC_LOGIC_0;
     15
                                                                                       wait(500, SC_NS);
        □void exponentialTB::clocking()
                                                                                       XBus = 0.1f;
     18
                                                                                       go = SC_LOGIC_1;
                                                                            50
                                                                                       wait(60, SC_NS);
     19
              while (true)
                                                                            51
                                                                                       go = SC_LOGIC_0;
     20
                                                                            52
     21
                  wait(17, SC NS);
                                                                            53
                                                                                       wait();
     22
                  clk = SC LOGIC 0;
                                                                            54
     23
                  wait(17, SC NS);
     24
                  clk = SC_LOGIC_1;
     25
                                                                                void exponentialTB::displaying()
    26
                                                                            58
                                                                                   while (true){
                                                                            59
                                                                                       if (ready == '1')
                                                                            60
        cout << " e^ " << XBus << " = " << RBus << " - Time : " << sc_time_stamp() << endl;
                                                                            62
                                                                                       wait();
        © Zainalabeum wavabi - Systeme iviouening
```




```
SystemC 2.3.1-Accellera --- Oct 21 2019 11:59:41
Copyright (c) 1996-2014 by all Contributors,
ALL RIGHTS RESERVED

Info: (I702) default timescale unit used for tracing: 1 ps (Exponential.vcd)
e^ 0.5 = 1.64872 - Time : 510 ns
e^ 0.3 = 1.34986 - Time : 1054 ns
e^ 0.1 = 1.10517 - Time : 1598 ns

Press any key to continue . . .
```

Exponential

Waveform in a VCD viewer



SystemC Modeling

- + Taking Off From C++
- + SystemC Gate-Level Modeling Utilities for HDL Orientation
- + Timing & SystemC RT-Level Modeling
- + Components for RTL Design
- SystemC RTL Design Example
 SystemC Functional Modeling
- + SystemC Functional Design Example

Summary

Summary

- Taking Off From C++
 - + C++ modeling of 1-bit Adder
- SystemC Gate-level Modeling
 - + SystemC modeling of 1-bit Adder Utilities for HDL Orientation
- Timing & SystemC RT-Level Modeling
 - + Hierarchical timed design for Serial Adder
- Components for RTL Design
 - + Combinational
 - + Sequential
- SystemC RTL Design Examples

Sequence Detector 11011

A configurable Memory

Exponential Circuit

SystemC Functional Modeling

SystemC Functional Design - Example

Multiplier

Divider