

Bank	VREFB	Pin Name /	Optional	Configuration	F256/	E144	DQS for X8/X9 in F256/U256	DQS for X16/X18 in	Notes (1), (2), (3
Number	Group	Function	Function(s)	Function	U256	(4)		F256/U256	
B1	VREFB1N0	IO			B1		DQS2L/CQ3L,CDPCLK0	DQS2L/CQ3L,CDPCLK0	DQS2L/CQ3L,CDPCLK0
B1	VREFB1N0	IO	DIFFIO_L3p		C2		,	,	,
B1	VREFB1N0	IO	DIFFIO_L3n	DATA1,ASDO	C1	6			
B1	VREFB1N0	IO	VREFB1N0		F3	7			
B1	VREFB1N0	IO	DIFFIO_L4p	FLASH_nCE,nCSO	D2	8			
B1	VREFB1N0	IO	DIFFIO_L4n		D1				
B1	VREFB1N0	nSTATUS		nSTATUS	F4	9			
B1	VREFB1N0	IO			G5				
B1	VREFB1N0	IO	DIFFIO_L5p		F2				
B1	VREFB1N0	IO	DIFFIO_L5n		F1				
B1	VREFB1N0	IO	DIFFIO_L6p		G2	10	DQS0L/CQ1L,DPCLK0	DQS0L/CQ1L,DPCLK0	DQS0L/CQ1L,DPCLK0
B1	VREFB1N0	IO	DIFFIO_L6n		G1	11			
B1	VREFB1N0	DCLK		DCLK	H1	12			
B1	VREFB1N0	IO		DATA0	H2	13			
B1	VREFB1N0	nCONFIG		nCONFIG	H5	14			
B1	VREFB1N0	TDI		TDI	H4	15			
B1	VREFB1N0	TCK		TCK	H3	16			
B1	VREFB1N0	TMS		TMS	J5	18			
B1	VREFB1N0	TDO		TDO	J4	20			
B1	VREFB1N0	nCE		nCE	J3	21			
B1	VREFB1N0	CLK1	DIFFCLK_0n		E1	23			
B2	VREFB2N0	CLK2	DIFFCLK_1p		M2	24			
B2	VREFB2N0	CLK3	DIFFCLK_1n		M1	25			
B2	VREFB2N0	IO	DIFFIO_L7p		J2		DQ1L		
B2	VREFB2N0	Ю	DIFFIO_L7n		J1		DQ1L		
B2	VREFB2N0	IO	DIFFIO_L8p			28			
B2	VREFB2N0	IO	DIFFIO_L10p		K2				
B2	VREFB2N0	Ю	DIFFIO_L10n		K1		DQ1L		
B2	VREFB2N0	IO	DIFFIO_L11p		L2	30	DQS1L/CQ1L#,DPCLK1	DQS1L/CQ1L#,DPCLK1	DQS1L/CQ1L#,DPCLK1
B2	VREFB2N0	IO	DIFFIO_L11n		L1		DQ1L		
B2	VREFB2N0	Ю	VREFB2N0		L3	31			
B2	VREFB2N0	Ю	DIFFIO_L13p		N2		DQ1L		
B2	VREFB2N0	Ю	DIFFIO_L13n		N1		DQ1L		
B2	VREFB2N0	Ю	RUP1		K5	32	DQ1L		
B2	VREFB2N0	10	RDN1		L4	33			
B2	VREFB2N0	10			R1		DQS3L/CQ3L#,CDPCLK1	DQS3L/CQ3L#,CDPCLK1	DQS3L/CQ3L#,CDPCLK1
B2	VREFB2N0	Ю	DIFFIO_L15p		P2		DQ1L		
B2	VREFB2N0	10	DIFFIO_L15n		P1		DM1L/BWS#1L		
B3	VREFB3N0	10	DIFFIO_B1p		N3				
B3	VREFB3N0	Ю	DIFFIO_B1n		P3		DM3B/BWS#3B	DM5B/BWS#5B	
B3	VREFB3N0	10	DIFFIO_B2p		R3	39	DQ3B	DQ5B	
B3	VREFB3N0	Ю	DIFFIO_B2n		T3				
B3	VREFB3N0	10			T2	42		DQS1B/CQ1B#,CDPCLK2	DQS1B/CQ1B#,CDPCLK2
B3	VREFB3N0	10	PLL1_CLKOUTp		R4	43			
B3	VREFB3N0	Ю	PLL1_CLKOUTn		T4	44			
B3	VREFB3N0	10	DIFFIO_B4p		N5		DQ3B	DQ5B	



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F256/ U256	E144 (4)	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	Notes (1), (2), (3 DQS for X8/X9 in E144
Nullibei	Group	Function	FullClion(s)	Function	0236	(4)		F230/U230	
B3	VREFB3N0	Ю	DIFFIO_B4n		N6		DQ3B	DQ5B	
B3	VREFB3N0	Ю			M6		DQ3B	DQ5B	
B3	VREFB3N0	Ю	VREFB3N0		P6	46			
B3	VREFB3N0	Ю	DIFFIO_B5p		M7		DQS3B/CQ3B#,DPCLK2	DQS3B/CQ3B#,DPCLK2	DQS3B/CQ3B#,DPCLK2
B3	VREFB3N0	IO	DIFFIO_B6p		R5		DQ3B	DQ5B	
B3	VREFB3N0	IO	DIFFIO_B6n		T5				
B3	VREFB3N0	Ю	DIFFIO_B7p		R6		DQ3B	DQ5B	
B3	VREFB3N0	IO	DIFFIO_B7n		T6				
B3	VREFB3N0	10			L7		DQ3B	DQ5B	
B3	VREFB3N0	10	DIFFIO_B8p		R7		DQ3B	DQ5B	
B3	VREFB3N0	10	DIFFIO_B8n		T7		DQS5B/CQ5B#,DPCLK3	DQS5B/CQ5B#,DPCLK3	DQS5B/CQ5B#,DPCLK3
B3	VREFB3N0	IO	DIFFIO_B9n		L8	49	DQ3B	DQ5B	DQ1B
B3	VREFB3N0	10	DIFFIO_B10n		M8	50	DM5B/BWS#5B	DM5B/BWS#5B	DQ1B
B3	VREFB3N0	10	DIFFIO_B11p		N8	51	DQ5B	DQ5B	DQ1B
B3	VREFB3N0	IO	DIFFIO_B12n		P8		DQ5B	DQ5B	
B3	VREFB3N0	CLK15	DIFFCLK_6p		R8	52			
B3	VREFB3N0	CLK14	DIFFCLK_6n		T8	53			
B4	VREFB4N0	CLK13	DIFFCLK_7p		R9	54			
B4	VREFB4N0	CLK12	DIFFCLK_7n		T9	55			
B4	VREFB4N0	10	DIFFIO_B14n		N9		DQ5B	DQ5B	
B4	VREFB4N0	IO	DIFFIO_B16p		R10	58	DQ5B	DQ5B	DQ1B
B4	VREFB4N0	IO	DIFFIO_B16n		T10		DQS4B/CQ5B,DPCLK4	DQS4B/CQ5B,DPCLK4	DQS4B/CQ5B,DPCLK4
B4	VREFB4N0	IO	DIFFIO_B17p		R11	59	DQ5B	DQ5B	DQ1B
B4	VREFB4N0	IO	DIFFIO_B17n		T11	60			DQ1B
B4	VREFB4N0	IO	DIFFIO_B18p		R12		DQ5B	DQ5B	
B4	VREFB4N0	10	DIFFIO_B18n		T12		DQ5B	DQ5B	
B4	VREFB4N0	10			P9	64	DQS2B/CQ3B,DPCLK5	DQS2B/CQ3B,DPCLK5	
B4	VREFB4N0	IO	VREFB4N0		P11	65			
B4	VREFB4N0	10	DIFFIO_B20p		R13				
B4	VREFB4N0	10	DIFFIO_B20n		T13		DQ5B	DQ5B	
B4	VREFB4N0	IO	RUP2		M10	66			DQ1B
B4	VREFB4N0	IO	RDN2		N11	67			DQ1B
B4	VREFB4N0	Ю	DIFFIO_B23p		T14		DQ5B	DQ5B	
B4	VREFB4N0	Ю	DIFFIO_B23n		T15	68	DQS0B/CQ1B,CDPCLK3	DQS0B/CQ1B,CDPCLK3	DQS0B/CQ1B,CDPCLK3
B4	VREFB4N0	Ю	DIFFIO_B24p		N12	69			
B4	VREFB4N0	Ю	PLL4_CLKOUTp		P14	71			
B4	VREFB4N0	Ю	PLL4_CLKOUTn		R14	72			
B5	VREFB5N0	IO	RUP3		N14	76	DM1R/BWS#1R		_
B5	VREFB5N0	Ю	RDN3		P15	77			
B5	VREFB5N0	Ю	DIFFIO_R15n		P16		DQS3R/CQ3R#,CDPCLK4	DQS3R/CQ3R#,CDPCLK4	DQS3R/CQ3R#,CDPCLK4
B5	VREFB5N0	Ю	DIFFIO_R15p		R16		DQ1R		
B5	VREFB5N0	Ю	DIFFIO_R13n		N16		DQ1R		
B5	VREFB5N0	IO	DIFFIO_R13p		N15		DQ1R		
B5	VREFB5N0	Ю	VREFB5N0		L14	80			
B5	VREFB5N0	IO	DIFFIO_R12p		L13		DQ1R		
B5	VREFB5N0	IO	DIFFIO_R11n		L16		DQ1R		



Pin Information for the Cyclone® IV EP4CE22 Device Version 1.2 Notes (1) (2) (3)

Bank	VREFB	Pin Name /	Optional	Configuration	F256/	E144	DQS for X8/X9 in F256/U256	DQS for X16/X18 in	DQS for X8/X9 in E144
Number	Group	Function	Function(s)	Function	U256	(4)		F256/U256	
35	VREFB5N0	IO	DIFFIO_R11p		L15	83			
5	VREFB5N0	IO	DIFFIO_R10n		K16		DQ1R		
5	VREFB5N0	IO	DIFFIO_R10p		K15	85	DQS1R/CQ1R#,DPCLK6	DQS1R/CQ1R#,DPCLK6	DQS1R/CQ1R#,DPCLK6
5	VREFB5N0	IO	DIFFIO_R9n	DEV_OE	J16	86			
5	VREFB5N0	IO	DIFFIO_R9p	DEV_CLRn	J15	87			
5	VREFB5N0	IO	DIFFIO_R8n		J14		DQ1R		
5	VREFB5N0	IO	DIFFIO_R7n		J13		DQ1R		
5	VREFB5N0	CLK7	DIFFCLK_3n		M16	88			
5	VREFB5N0	CLK6	DIFFCLK_3p		M15	89			
6	VREFB6N0	CLK5	DIFFCLK_2n		E16	90			
6	VREFB6N0	CLK4	DIFFCLK_2p		E15	91			
6	VREFB6N0	CONF_DONE		CONF_DONE	H14	92			
6	VREFB6N0	MSEL0		MSEL0	H13	94			
3	VREFB6N0	MSEL1		MSEL1	H12	96			
3	VREFB6N0	MSEL2		MSEL2	G12	97			
6	VREFB6N0	IO	DIFFIO_R5n	INIT_DONE	G16	98			
3	VREFB6N0	IO	DIFFIO_R5p	CRC_ERROR	G15	99			
3	VREFB6N0	IO			F13	100			
3	VREFB6N0	IO	DIFFIO_R4n	nCEO	F16	101			
3	VREFB6N0	IO	DIFFIO_R4p	CLKUSR	F15	103			
3	VREFB6N0	IO			B16	104	DQS0R/CQ1R,DPCLK7	DQS0R/CQ1R,DPCLK7	DQS0R/CQ1R,DPCLK7
6	VREFB6N0	IO	VREFB6N0		F14	105			
6	VREFB6N0	IO			D16				
6	VREFB6N0	IO		PADD23	D15				
6	VREFB6N0	IO	DIFFIO_R1n	PADD20	C16	106	DQS2R/CQ3R,CDPCLK5	DQS2R/CQ3R,CDPCLK5	
6	VREFB6N0	IO	DIFFIO_R1p		C15				
7	VREFB7N0	IO	DIFFIO_T24n		C14				
7	VREFB7N0	IO	DIFFIO_T24p		D14		DQ5T	DQ5T	
7	VREFB7N0	IO	DIFFIO_T23n		D11				
7	VREFB7N0	IO	DIFFIO_T23p		D12	110	DQS0T/CQ1T,CDPCLK6	DQS0T/CQ1T,CDPCLK6	DQS0T/CQ1T,CDPCLK6
7	VREFB7N0	IO	DIFFIO_T22n		A13		,	·	,
7	VREFB7N0	IO	DIFFIO T22p		B13	111	DQ5T	DQ5T	
7	VREFB7N0	IO	PLL2_CLKOUTn		A14	112			
7	VREFB7N0	IO	PLL2_CLKOUTp		B14	113			
7	VREFB7N0	IO	RUP4		E11	114			DQ1T
7	VREFB7N0	IO	RDN4		E10	115			DQ1T
7	VREFB7N0	IO	DIFFIO_T21n		A12		DQ5T	DQ5T	
7	VREFB7N0	IO	DIFFIO_T21p		B12		DQ5T	DQ5T	
7	VREFB7N0	IO	DIFFIO_T20n		A11		DQ5T	DQ5T	
7	VREFB7N0	IO	DIFFIO_T20p	PADD0	B11	1	DQ5T	DQ5T	1
7	VREFB7N0	IO	VREFB7N0	-	C11	119			
7	VREFB7N0	IO	DIFFIO_T19n	PADD1	A15	120			DQ1T
7	VREFB7N0	IO	DIFFIO_T17p	PADD4	F9	121	DQS2T/CQ3T,DPCLK8	DQS2T/CQ3T,DPCLK8	1
7	VREFB7N0	IO	DIFFIO_T16n	PADD5	A10	† ·-·	DQ5T	DQ5T	1
7	VREFB7N0	IO	DIFFIO_T16p	PADD6	B10		DQ5T	DQ5T	1
7	VREFB7N0	10	DIFFIO_T15n	PADD7	C9	1	DQ5T	DQ5T	+



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F256/ U256	E144 <i>(4)</i>	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	DQS for X8/X9 in E144
B7	VREFB7N0	IO	DIFFIO_T15p	PADD8	D9		DM5T/BWS#5T	DM5T/BWS#5T	
B7	VREFB7N0	IO	DIFFIO_T13p	PADD12	E9	125	DQS4T/CQ5T,DPCLK9	DQS4T/CQ5T,DPCLK9	
B7	VREFB7N0	CLK8	DIFFCLK_5n	. , , , , , ,	A9	126			
B7	VREFB7N0	CLK9	DIFFCLK_5p		B9	127			
B8	VREFB8N0	CLK10	DIFFCLK_4n		A8	128			
B8	VREFB8N0	CLK11	DIFFCLK_4p		B8	129			
B8	VREFB8N0	IO	DIFFIO_T11p	PADD17	C8		DQS5T/CQ5T#,DPCLK10	DQS5T/CQ5T#,DPCLK10	DQS5T/CQ5T#,DPCLK10
B8	VREFB8N0	IO			D8		DQ3T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T10n	DATA2	E8	132		DQ5T	DQ1T
B8	VREFB8N0	IO	DIFFIO_T10p	DATA3	F8	133			DQ1T
B8	VREFB8N0	IO	DIFFIO T9n	PADD18	A7		DQ3T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T9p	DATA4	B7	135		DQ5T	DQ1T
B8	VREFB8N0	IO	VREFB8N0		C6	136			
B8	VREFB8N0	IO	DIFFIO T7n	DATA14	A6		DQS3T/CQ3T#,DPCLK11	DQS3T/CQ3T#,DPCLK11	DQS3T/CQ3T#,DPCLK11
B8	VREFB8N0	IO	DIFFIO_T7p	DATA13	B6		DQ3T	DQ5T	
B8	VREFB8N0	IO		DATA5	E7	137	DQ3T	DQ5T	DQ1T
B8	VREFB8N0	IO	DIFFIO_T6p	DATA6	E6		DQ3T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T5n	DATA7	A5		DQ3T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T5p	DATA8	B5		DQ3T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T4n	DATA9	D6				
B8	VREFB8N0	IO	DIFFIO_T3n	DATA10	A4		DM3T/BWS#3T	DM5T/BWS#5T	
B8	VREFB8N0	IO	DIFFIO_T3p	DATA11	B4				
B8	VREFB8N0	IO	DIFFIO_T2n	27.1.7.1.1	A2				
B8	VREFB8N0	IO	DIFFIO_T2p		A3	141			
B8	VREFB8N0	IO			D5				
B8	VREFB8N0	IO		DATA12	B3	142	DQS1T/CQ1T#,CDPCLK7	DQS1T/CQ1T#,CDPCLK7	DQS1T/CQ1T#,CDPCLK7
B8	VREFB8N0	IO	PLL3_CLKOUTn		C3	143			DQ1T
B8	VREFB8N0	IO	PLL3_CLKOUTp		D3	144			DM1T
		GND			H7	19			
		GND			H8	27			
		GND			H9	41			
		GND			H10	48			
		GND			J7	57			
		GND			J8	63			
		GND		1	J9	82			
		GND		1	J10	95			
		GND		1	F6	118			
		GND		İ	F10	123			
		GND		1	J11	131			
		GND			K8	140			
		GND		1	K6	4			
		GND		İ	L9	22			
		GND		İ	L10	79			
		GND		İ	L11	1			
		GND		İ	K12				
	1	GND			G11	1		1	



Bank	VREFB	Pin Name /	Optional	Configuration	F256/	E144	DQS for X8/X9 in F256/U256	DQS for X16/X18 in	Notes (1), (2), (3
Number	Group	Function	Function(s)	Function	U256	(4)	2 40 101 710/710 1111 200/0200	F256/U256	240 101 710/10 111 2111
		GND			B2				
		GND			B15				
		GND			C5				
		GND			C12				
		GND			D7				
		GND			D10				
		GND			E4				
		GND			E13				
		GND			G4				
		GND			G13				
		GND			K4				
		GND			K13				
		GND			M4				
		GND			M13				
		GND			N7				
		GND			N10				
		GND			P5				
		GND			P12				
		GND			R2				
		GND			R15				
		GND			E2				
		GND			H16				
		GND			H15				
		GNDA1			M5	36			
		GNDA2			E12	108	3		
		GNDA3			E5	2			
		GNDA4			M12	74			
		VCCINT			F7	5			
		VCCINT			F11	29			
		VCCINT			G6	34			
		VCCINT			G7	38	1		
		VCCINT			G8	45	,		
		VCCINT			G9	61	,		
		VCCINT			G10	70)		
		VCCINT			H6	78			
	1	VCCINT			H11	84			
		VCCINT			J6	102			
	 	VCCINT			K7	116	3		
		VCCINT			K11	124			
	1	VCCINT			L6	134			
		VCCINT			K9	138	3		
		VCCINT			K10	130			
	 	VCCINT			M9	1	1		
	 	VCCINT			M11	1	1		
	1	VCCINT			J12	1	1		
	!	VCCIO1			E3	17	,		



Notes (1), (2), (3)

Bank Iumber	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F256/ U256	E144 <i>(4)</i>	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	DQS for X8/X9 in E144
		VCCIO1			G3				
		VCCIO2			K3	26			
		VCCIO2			M3				
		VCCIO3			P4	40			
		VCCIO3			P7	47			
		VCCIO3			T1				
		VCCIO4			P10	56			
		VCCIO4			P13	62			
		VCCIO4			T16				
		VCCIO5			K14	81			
		VCCIO5			M14				
		VCCIO6			E14	93			
		VCCIO6			G14				
		VCCIO7			A16	117			
		VCCIO7			C10	122			
		VCCIO7			C13				
		VCCIO8			A1	130			
		VCCIO8			C4	139			
		VCCIO8			C7				
		VCCA1			L5	35			
		VCCA2			F12	107			
		VCCA3			F5	3			
		VCCA4			L12	75			
		VCCD_PLL1			N4	37			
		VCCD_PLL2			D13	109			
		VCCD_PLL3			D4	1			
		VCCD_PLL4			N13	73			

Notes:

- (1) If the p pin or n pin is not available for the package, the particular differential pair is not supported.
- (2) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.
- (3) For more information about pin definition and pin connection guidelines, refer to the Cyclone IV Device Family Pin Connection Guidelines.
- (4) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane on your PCB. This exposed pad is used for electrical connectivity, and not for thermal purposes.



PL	_L3	VREFB8N0	VREFB7N0	PL	.L2
		B8	B7		
VREFB1N0	B1			B6	VREFB6N0
VREFB2N0	B2			B5	VREFB5N0
PL	L1	B3 VREFB3N0	B4 VREFB4N0	PL	.L4

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus® II software.



Version Number	Date	Changes made
1.0	1/25/2010	Initial Release.
1.1	12/6/2010	Added UBGA package support.
1.2	6/10/2011	Removed Pin Definitions sheet.