

Birla Institute of Technology and Science – Pilani, Hyderabad Campus
Second Semester 2018-19

CS F342: Computer Architecture Assignment (20 Marks)

1. (a) Implement 4-stage pipelined processor in Verilog. This processor supports data transfer (mov), addition (add) and Unconditional Jump (J) instructions only. The processor should implement forwarding to resolve data hazards. The processor has Reset, CLK as inputs and no outputs. The processor has instruction fetch unit, register file (with 8 8-bit registers), Execution and Writeback unit. Read and write operations on Register file can happen simultaneously and should be independent of CLK. The processor also contains three pipelined registers IF/ID, ID/EX and EX/WB. When reset is activated the PC, IF/ID, ID/EX, EX/WB registers are initialized to 0, the instruction memory and registerfile get loaded by **predefined values**. When the instruction unit starts fetching the first instruction the pipeline registers contain unknown values. When the second instruction is being fetched in IF unit, the IF/ID registers will hold the instruction code for first instruction. When the third instruction is being fetched by IF unit, the IF/ID register contains the instruction code of second instruction, ID/EX register contains information related to first instruction and so on. (Assume 8-bit PC. Also Assume Address and Data size as 8-bits) The instruction and its **8-bit instruction format** are shown below:

mov DestinationReg, SourceReg (Moves data in register specified by register number in Rsrc field to a register specified by register number in RDst field. Opcode for mov is 00)

Opcode



Example usage: mov R2, R0 (R2←R0)

add DestinationReg, SourceReg (adds data in register specified by register number in Rsrc field to data in register specified by register number in RDst field. Result is stored in register specified by register number in RDst field. Opcode for add is 01)

Opcode



Example usage: add R2, R0 (R2←R2+ R0)

j L1 (Jumps to an address generated by appending 2 MSB bits of PC+1 to the data specified in instruction field (5:0). Opcode for j is 11)

Opcode



Example usage: j L1 (Jump address is calculated using Pseudo direct addressing)

Assume the register file contains 8 registers (R0-R7) each register can hold 8-bit data. On reset register file should get initialized such that R0 = 0, R1 = 1, R2 = 2, R3 = 3 ...etc. On reset assume that the instruction memory gets initialized with four instructions.

```
mov Rx, Ry
add Ry, Rx
add Rz, Ry
j L1
mov Rx, Rz
```


L1: add Rx, Rz

Where x, y, z are related to last 3 digits of your ID No.

If ID number: 20XXXXXXABCH, then

$$\begin{aligned}x &= A \bmod 8 \ (A\%8), \\y &= (B+2) \bmod 8 \ ((B+2)\%8), \\z &= (C+3) \bmod 8 \ ((C+3)\%8),\end{aligned}$$

A partial block level representation of 4-stage pipelined processor is shown below. **Please note that for registerfile implementation, both read and write are independent of CLK.** Write operation depends on control signal.



As part of the assignment three files should be submitted in zipped folder.

1. PDF version of this Document with all the Questions below answered with file name as IDNO_NAME.pdf.
2. Design Verilog Files for all the Sub-modules (instruction fetch, Register file, forwarding unit).
3. Design Verilog file for the main processor.

The name of the zipped folder should be in the format IDNO_NAME.zip

The due date for submission is 21-April-2019, 5:00 PM.

Name:


Neil Thanawala

ID No: 2015A8PS0517G

Questions Related to Assignment

1. Draw the complete Datapath and show control signals of the 4-stage pipelined processor. A sample Datapath for 5-stage pipelined MIPS processor has been discussed in class. A ppt named Assignmenthelp.ppt contains this 5-stage processor and is uploaded in CMS. You can modify this according to your specification.

Answer:



2. List the control signals used and also the values of control signals for different instructions.

Answer:


Instructions	Control Signals					
	regwrite	alucontrol	pcsrc			
mov	1	0	0			
add	1	1	0			
j	0	x	1			

3. Implement the Instruction Fetch block. Copy the image of Verilog code of the Instruction fetch block here

Answer:

```
1 module instr_fetch(input clk, input reset, input [7:0] pc_i, output [7:0] instr_code, output reg [7:0] pc_o, output reg [7:0] pc_to_ifid);
2
3 instr_mem insmem(pc_o, reset, instr_code);
4
5 always @(posedge clk ,negedge reset)
6 begin
7     if(reset==0)
8     begin
9         pc_o<=0;
10        pc_to_ifid<=1;
11    end
12    else
13    begin
14        pc_o<=pc_i;
15        pc_to_ifid<=pc_i +1;
16    end
17 end
18 endmodule
19
20 module instr_mem(
21 input [7:0] pc,
22 input reset,
23 output [7:0] instr_code);
24
25 reg [7:0] mem [10:0];
26
27 assign instr_code = mem[pc];
28
29 initial
30 begin
31     $readmembh("mem2.mem", mem);
32 end
33 endmodule
34
```

mem2.mem



Instructions Executed:

1. Mov r5, r3 (2b)
2. Add r3, r5 (5d)
3. Add r2, r3 (53)
4. j L1 (c5)
5. Mov r5, r2 (2c)
6. L1 : add r5, r2 (6a)

4. Implement the Register File and copy the image of Verilog code of Register file unit here.

Answer:

```
62 module reg_file(read_reg_1, read_reg_2, write_reg, write_data, read_data_1, read_data_2, regwrite);
63 input [2:0] read_reg_1, read_reg_2;
64 input [2:0] write_reg;
65 input [7:0] write_data;
66 output [7:0] read_data_1, read_data_2;
67 input regwrite;
68
69 reg [7:0] regfile [7:0];
70
71 assign read_data_1 = regfile[read_reg_1];
72 assign read_data_2 = regfile[read_reg_2];
73
74 initial begin
75   regfile [0] = 32'h00;
76   regfile [1] = 32'h01;
77   regfile [2] = 32'h02;
78   regfile [3] = 32'h03;
79   regfile [4] = 32'h04;
80   regfile [5] = 32'h05;
81   regfile [6] = 32'h06;
82   regfile [7] = 32'h07;
83 end
84
85 always @ *
86 begin
87   if(regwrite==1)
88     begin
89       regfile[write_reg] <= write_data;
90     end
91 end
92 endmodule
```

5. Determine the condition that can be used to detect data hazard?

Answer: 1. Ex/wb regwrite=1 & id/ex read reg = ex/wb write reg
2. Ex/wb regwrite=1 & id/ex write reg = ex/wb write reg

6. Implement the forwarding unit and copy the image of Verilog code of forwarding unit here.

Answer:

```
206
207 module forwarding_unit(idex_rd_reg_1, idex_rd_reg_2, exwb_wr_reg, exwb_regwrite, sel1, sel2);
208 input [2:0] idex_rd_reg_1, idex_rd_reg_2, exwb_wr_reg;
209 input exwb_regwrite;
210 output reg sel1, sel2;
211
212 always @ *
213 begin
214   sel1 = 0;
215   sel2 = 0;
216   if(exwb_regwrite==1'b1 & (idex_rd_reg_1==exwb_wr_reg))
217     sel1 = 1;
218   else if(exwb_regwrite==1'b1 & (idex_rd_reg_2==exwb_wr_reg))
219     sel2 = 1;
220 end
221 endmodule
222
```

7. Implement complete processor in Verilog (using all the Datapath blocks). Copy the image of Verilog code of the processor here. (Use comments to describe your Verilog implementation)

Answer:

```
224 module processor(clk, reset);
225 input reset, clk;
226
227 wire [7:0] instr_code, instr_code_ifid_i, instr_code_ifid_o;
228 wire [7:0] pc, pc_ifid_i, pc_ifid_o, pc_index_i, pc_index_o, pc_final, pc_if_o, jump_add;
229 wire [7:0] read_data_1_index_i, read_data_2_index_i, read_data_1_index_o, read_data_2_index_o;
230 wire [7:0] write_data, read_data_1_x, read_data_2_x, alu_result, alures_exwb_i, alures_exwb_o, read_data_1_fw_ex, read_data_2_fw_ex;
231 wire [7:0] read_reg, read_reg_index_i, read_reg_index_o, write_reg, write_reg_index_i, write_reg_index_o, write_reg_exwb_i, write_reg_exwb_o;
232 wire regwrite, regwrite_index_i, regwrite_index_o, regwrite_exwb_i, regwrite_exwb_o;
233 wire alucontrol, alucontrol_index_i, alucontrol_index_o, stall;
234 wire pcsrc, pcsrc_index_i, pcsrc_index_o, fw_sel_1, fw_sel_2;
235
236 //regfile inputs
237 assign read_reg = instr_code_ifid_o[2:0];
238 assign write_reg = instr_code_ifid_o[5:3];
239 assign instr_code_ifid_i = instr_code;
240
241 //index reg inputs
242 assign pc_index_i = pc_ifid_o;
243 assign read_data_1_index_i = read_data_1_x;
244 assign read_data_2_index_i = read_data_2_x;
245 assign write_reg_index_i = write_reg;
246 assign regwrite_index_i = regwrite;
247 assign alucontrol_index_i = alucontrol;
248 assign pcsrc_index_i = pcsrc;
249 assign read_reg_index_i = read_reg;
250
251 //exwb reg inputs
252 assign alures_exwb_i = alu_result;
253 assign regwrite_exwb_i = regwrite_index_o;
254 assign write_reg_exwb_i = write_reg_index_o;
255
256 instr_fetch if1(clk, reset, pc_final, instr_code, pc_if_o, pc_ifid_i);
257 ifidreg ifid(clk, reset, stall, instr_code_ifid_i, pc_ifid_i, instr_code_ifid_o, pc_ifid_o);
258 j_append app(instr_code_ifid_o[5:0], pc_ifid_o, jump_add);
259 mux pcval(pcsrc, pc_ifid_i, jump_add, pc_final);
260
261 reg_file rf(read_reg, write_reg, write_reg_exwb_o, alures_exwb_o, read_data_1_x, read_data_2_x, regwrite_exwb_o);
262 indexreg index(clk, reset, stall,
263 read_reg_index_i, read_data_1_index_i, read_data_2_index_i, write_reg_index_i, regwrite_index_i, alucontrol_index_i, read_reg_index_o, read_data_1_index_o, read_data_2_index_o, write_reg_index_o);
264
265 alu al(read_data_1_fw_ex, read_data_2_fw_ex, alucontrol_index_o, alu_result);
266
267 alu al(read_data_1_fw_ex, read_data_2_fw_ex, alucontrol_index_o, alu_result);
268 control_unit cu(instr_code_ifid_o[7:0], alucontrol, pcsrc, regwrite, stall);
269 exwbreg exwb(clk, reset, alures_exwb_i, regwrite_exwb_i, write_reg_exwb_i, write_reg_exwb_o, alures_exwb_o, regwrite_exwb_o);
270
271 forwarding_unit fu(read_reg_index_o, write_reg_index_o, write_reg_exwb_o, regwrite_exwb_o, fw_sel_1, fw_sel_2);
272 mux fwd1(fw_sel_1, read_data_1_index_o, alures_exwb_o, read_data_1_fw_ex);
273 mux fwd2(fw_sel_2, read_data_2_index_o, alures_exwb_o, read_data_2_fw_ex);
274
275 endmodule
```


8. Test the processor design by generating the appropriate clock and reset. Copy the image of your testbench code here.

Answer:

```
262 module processor_tb_2;
263
264 reg clk, reset;
265
266 processor p(clk, reset);
267
268 always #5 clk=~clk;
269 initial
270 begin
271 clk=1;
272 reset = 0;
273 #20;
274 reset=1;
275 #1000 $finish;
276 end
277 endmodule
278
```

9. Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified Register file waveform here (show only the Registers that get updated, CLK, and RESET):



Unrelated Questions

What were the problems you faced during the implementation of the processor?

Answer: Updation of PC and stalling.

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: On my own.

Honor Code Declaration by student:

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: Neil Thanawala
ID No.: 2015A8PS0517G

Date: 17/4/2019