Birla Institute of Technology and Science – Pilani, Hyderabad Campus Second Semester 2018-19

CS F342: Computer Architecture Assignment (20 Marks)

1. (a) Implement 4-stage pipelined processor in Verilog. This processor supports data transfer (mov), addition (add) and Unconditional Jump (J) instructions only. The processor should implement forwarding to resolve data hazards. The processor has Reset, CLK as inputs and no outputs. The processor has instruction fetch unit, register file (with 8 8-bit registers), Execution and Writeback unit. Read and write operations on Register file can happen simultaneously and should be independent of CLK. The processor also contains three pipelined registers IF/ID, ID/EX and EX/WB. When reset is activated the PC, IF/ID, ID/EX, EX/WB registers are initialized to 0, the instruction memory and registerfile get loaded by **predefined values**. When the instruction unit starts fetching the first instruction the pipeline registers contain unknown values. When the second instruction is being fetched in IF unit, the IF/ID registers will hold the instruction code for first instruction. When the third instruction is being fetched by IF unit, the IF/ID register contains the instruction code of second instruction, ID/EX register contains information related to first instruction and so on. (Assume 8-bit PC. Also Assume Address and Data size as 8-bits) The instruction and its 8-bit instruction format are shown below:

mov DestinationReg, SourceReg (Moves data in register specified by register number in Rsrc field to a register specified by register number in RDst field. Opcode for mov is 00)

Op	ОО	de
----	----	----

00	RDst	RSrc
7:6	5:3	2:0

Example usage: mov R2, R0 (R2←R0)

add DestinationReg, SourceReg (adds data in register specified by register number in Rsrc field to data in register specified by register number in RDst field. Result is stored in register specified by register number in RDst field. Opcode for add is 01)

Opcode

01	RDst	RSrc
7:6	5:3	2:0

Example usage: add R2, R0 (R2←R2+R0)

j L1 (Jumps to an address generated by appending 2 MSB bits of PC+1 to the data specified in instruction field (5:0). Opcode for j is 11)

Opcode

11	Partial Jump Address
7:6	5:0

Example usage: j L1 (Jump address is calculated using Pseudo direct addressing)

Assume the register file contains 8 registers (R0-R7) each register can hold 8-bit data. On reset register file should get initialized such that R0 = 0, R1 = 1, R2 = 2, R3 = 3 ...etc. On reset assume that the instruction memory gets initialized with four instructions.

```
mov Rx, Ry
add Ry, Rx
add Rz, Ry
j L1
mov Rx, Rz
```


L1: add Rx, Rz

Where x, y, z are related to last 3 digits of your ID No.

If ID number: 20XXXXXXABCH, then $x = A \mod 8 (A\%8)$, $y = (B+2) \mod 8 ((B+2)\%8)$,

 $z = (C+3) \mod 8 ((C+3)\%8),$

A partial block level representation of 4-stage pipelined processor is shown below. Please note that for registerfile implementation, both read and write are independent of CLK. Write operation depends on control signal.



As part of the assignment three files should be submitted in zipped folder.

- 1. PDF version of this Document with all the Questions below answered with file name as IDNO_NAME.pdf.
- 2. Design Verilog Files for all the Sub-modules (instruction fetch, Register file, forwarding unit).
- 3. Design Verilog file for the main processor.


The name of the zipped folder should be in the format IDNO_NAME.zip

The due date for submission is 21-April-2019, 5:00 PM.

Name: Neil Thanawala ID No: 2015A8PS0517G

Questions Related to Assignment

1. Draw the complete Datapath and show control signals of the 4-stage pipelined processor. A sample Datapath for 5-stage pipelined MIPS processor has been discussed in class. A ppt named Assignmenthelp.ppt contains this 5-stage processor and is uploaded in CMS. You can modify this according to your specification.




2. List the control signals used and also the values of control signals for different instructions. Answer:

Instructions	Control Signals					
	regwrite	alucontrol	pesre			
mov	1	0	0			
add	1	1	0			
j	0	X	1			

3. Implement the Instruction Fetch block. Copy the image of Verilog code of the Instruction fetch block here

```
module instr_fetch(input clk, input reset, input [7:0] pc_i, output [7:0] instr_code, output reg [7:0] pc_o, output reg [7:0] pc_to_ifid);
instr_mem insmem(pc_o, reset, instr_code);
always @(posedge clk ,negedge reset)
Ebegin
if(reset==0)
begin
pc_o<=0;
pc_to_ifid<=1;
end
else
begin
pc_o<epc_i;
pc_to_ifid<epc_i +1;
end
endodule instr_mem(
input [7:0] pc_i,
input [7:0] pc_i)
input [7:0] pc_o, output reg [7:0] pc_to_ifid);
input [7:0] mc_to_ifid<epc_i +1;
end
endodule instr_mem(
input [7:0] pc_i,
input [7:0] pc_i
input [7:0] pc_i
input [7:0] pc_i
input [7:0] instr_code);
reg [7:0] mem [10:0];
assign instr_code = mem[pc];
initial
Ebegin
$readmemh("mem2.mem", mem);
end
endemodule</pre>
```

mem2.mem



Instructions Executed:

- 1. Mov r5, r3 (2b) 2. Add r3, r5 (5d) 3. Add r2, r3 (53)
- 4. j L1 (c5)
- 5. Mov r5, r2 (2c)
- 6. L1 : add r5, r2 (6a)
- 4. Implement the Register File and copy the image of Verilog code of Register file unit here.

```
module reg file(read_reg_1, read_reg_2, write_reg, write_data, read_data_1, read_data_2, regwrite);
input [2:0] write reg;
input [7:0] write data;
output [7:0] read_data_1, read_data_2;
input regwrite;

reg [7:0] regfile [7:0];

assign read_data_1 = regfile(read_reg_1);
assign read_data_2 = regfile[read_reg_2];

initial begin
regfile [0] = 32'h00;
regfile [1] = 32'h00;
regfile [3] = 32'h00;
regfile [4] = 32'h00;
regfile [4] = 32'h00;
regfile [4] = 32'h00;
regfile [6] = 32'h0
```

5. Determine the condition that can be used to detect data hazard?

Answer: 1. Ex/wb regwrite=1 & id/ex read reg = ex/wb write reg

- 2. Ex/wb regwrite=1 & id/ex write reg = ex/wb write reg
- 6. Implement the forwarding unit and copy the image of Verilog code of forwarding unit here.

Answer:

```
207
208
     module forwarding_unit(idex_rd_reg_1, idex_rd_reg_2, exwb_wr_reg, exwb_regwrite, sel1, sel2);
     input [2:0] idex_rd_reg_1,idex_rd_reg_2, exwb_wr_reg;
209 input exwb regwrite;
     output reg sel1, sel2;
212
     always @ *
213 □begin
        sel1 = 0;
214
         sel2 = 0;
216
         if (exwb regwrite==1'b1 & (idex rd reg 1==exwb wr reg))
             sel1 = 1;
         else if (exwb regwrite==1'b1 & (idex rd reg 2==exwb wr reg))
219 se
220 end
221 endmodule
           sel2 = 1;
```

7. Implement complete processor in Verilog (using all the Datapath blocks). Copy the <u>image</u> of Verilog code of the processor here. (Use comments to describe your Verilog implementation)

```
imput processor(clk, reset);

imput processor(clk, reset, real);

imput proces
```


8. Test the processor design by generating the appropriate clock and reset. Copy the <u>image</u> of your testbench code here.

Answer:

```
262
      module processor tb 2;
263
264
     reg clk, reset;
266
    processor p(clk, reset);
267
268 always #5 clk=~clk;
269 initial
270 pbegin
271 | clk=1;
     reset = 0;
#20;
273
274 | reset=1;
275 #1000 $finish;
276 end
277
     endmodule
278
```

9. Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, and RESET):



Unrelated Questions

What were the problems you faced during the implementation of the processor?

Answer: Updation of PC and stalling.

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: On my own.

Honor Code Declaration by student:

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: Neil Thanawala Date: 17/4/2019

ID No.: 2015A8PS0517G