

EXPERIMENT – 12

NAME :Rahul Goel

Reg no:RA1911030010094

Aim:

Software used: Logic Gate Simulator

Truth Table:


A		B		Y			
A1	A0	B1	B0	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1

1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

$$Y3 = A1A0B1B0$$

$$Y2 = A1$$

Circuit Diagram:



OUTPUT:

