### EXPERIMENT - 12

NAME:Rahul Goel

Reg no:RA1911030010094

Aim:

<u>Software used</u>: Logic Gate Simulator

## Truth Table:


Α		В		Υ			
A1	A0	B1	В0	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1

1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

#### <u>Y3=A1A0B1B0</u>

<u>Y2=A1</u>

# Circuit Diagram:



## **OUTPUT**:

