

## How to improve performance?

- · There are 3 factors:
  - IPC, #instructions, and frequency
  - −#instructions is dependent on the compiler → not on the architecture

Forwarding

- Let us look at IPC and frequency
- IPC

1 if there are no stalls, otherwise < 1

– What is the IPC of an in-order pipeline?

Methods to increase IPC Having more not-taken branches in the code

Faster instruction and data memories



### What about frequency?

- · What is frequency dependent on ...
- Frequency = 1 / clock period
- Clock Period:
  - 1 pipeline stage is expected to take 1 clock cycle
  - Clock period = maximum latency of the pipeline stages
- How to reduce the clock period?
  - Make each stage of the pipeline smaller by increasing the number of pipeline stages
  - Use faster transistors



## Limits to Increasing Frequency

- Assume that we have the fastest possible transistors
- · Can we increase the frequency to 100 GHz?




Reasons



## Limits to increasing frequency - II

- · What does it mean to have a very high frequency?
- · Before answering, keep these facts in mind:





### Pipeline Stages vs IPC

• 
$$CPI = \frac{1}{IPC}$$

- The stall rate will remain more or less constant per instruction with the number of pipeline stages
- The stall penalty (in terms of cycles) will however increase
- This will lead to a net increase in CPI and loss in IPC

As we increase the number of stages, the IPC goes down.



## What is ILP = Instruction level parallelism

- multiple operations (or instructions) can be executed in parallel, from a single instruction stream
  - so we are not yet talking about MIMD, multiple instruction streams

#### Needed:


- Sufficient (HW) resources
- Parallel scheduling
  - Hardware solution
  - Software solution
- Application should contain sufficient ILP



#### Since we cannot increase frequency ...


- Increase IPC
  - Issue more instructions per cycle
    - 2, 4, or 8 instructions
- Make it a superscalar processor 

  A processor that can execute multiple instructions per cycle
  - Have multiple in-order pipelines






# Single Issue RISC vs Superscalar





# Superscalar: General Architecture Concept





- Superscalar processor organization:
  - simple pipeline: IF, EX, WB
  - fetches 2 instructions each cycle
  - 2 Id/st units, dual-ported memory; 2 FP adders; 1 FP multiplier
  - Instruction window (buffer between IF and EX stage) is of size 2
  - FP Id/st takes 1 cc; FP +/- takes 2 cc; FP \* takes 4 cc; FP / takes 8 cc

Cycle		1	2	3	4	5	6	7
L.D	F6,32(R2)	IF	EX	WB				
L.D	F2,48(R3)	IF	EX	WB				
MUL.D	F0,F2,F4		IF	EX				
SUB.D	F8,F2,F6		IF	EX				
DIV.D	F10, F0, F6			IF				
ADD.D	F6,F8,F2			IF				
MUL.D	F12,F2,F4							

11



- Superscalar processor organization:
  - simple pipeline: IF, EX, WB
  - fetches 2 instructions each cycle
  - 2 ld/st units, dual-ported memory; 2 FP adders; 1 FP multiplier
  - Instruction window (buffer between IF and EX stage) is of size 2
  - FP Id/st takes 1 cc; FP +/- takes 2 cc; FP \* takes 4 cc; FP / takes 8 cc

Cycle		1	2	3	4	5	6	7
L.D	F6,32(R2)	IF	EX	WB				
L.D	F2,48(R3)	IF	EX	WB				
MUL.D	F0,F2,F4		IF	EX	EX			
SUB.D	F8,F2,F6		IF	EX	EX			
DIV.D	F10, F0, F6			IF				
ADD.D	F6,F8,F2			IF				
MUL.D	F12,F2,F4				stall becau			

cannot be fetched because window full

M



- Superscalar processor organization:
  - simple pipeline: IF, EX, WB
  - fetches 2 instructions each cycle
  - 2 ld/st units, dual-ported memory; 2 FP adders; 1 FP multiplier
  - Instruction window (buffer between IF and EX stage) is of size 2
  - FP Id/st takes 1 cc; FP +/- takes 2 cc; FP \* takes 4 cc; FP / takes 8 cc

Cycle		1	2	3	4	5	6	7
L.D	F6,32(R2)	IF	EX	WB				
L.D	F2,48(R3)	IF	EX	WB				
MUL.D	F0,F2,F4		IF	EX	EX	EX		
SUB.D	F8,F2,F6		IF	EX	EX	WB		
DIV.D	F10, F0, F6			IF				
ADD.D	F6,F8,F2			IF		EX		
MUL.D	F12, F2, F4					IF		

,



- Superscalar processor organization:
  - simple pipeline: IF, EX, WB
  - fetches 2 instructions each cycle
  - 2 Id/st units, dual-ported memory; 2 FP adders; 1 FP multiplier
  - Instruction window (buffer between IF and EX stage) is of size 2
  - FP Id/st takes 1 cc; FP +/- takes 2 cc; FP \* takes 4 cc; FP / takes 8 cc

Cycle		1	2	3	4	5	6	7
L.D	F6,32(R2)	IF	EX	WB				
L.D	F2,48(R3)	IF	EX	WB				
MUL.D	F0,F2,F4		IF	EX	EX	EX	EX	
SUB.D	F8,F2,F6		IF	EX	EX	WB		
DIV.D	F10, F0, F6			IF				
ADD.D	F6,F8,F2			IF		EX	EX	
MUL.D	F12, F2, F4					IF		

cannot execute structural hazard




- Superscalar processor organization:
  - simple pipeline: IF, EX, WB
  - fetches 2 instructions each cycle
  - 2 ld/st units, dual-ported memory; 2 FP adders; 1 FP multiplier
  - Instruction window (buffer between IF and EX stage) is of size 2
  - FP Id/st takes 1 cc; FP +/- takes 2 cc; FP \* takes 4 cc; FP / takes 8 cc

Cycle		1	2	3	4	5	6	7
L.D	F6,32(R2)	IF	EX	WB				
L.D	F2,48(R3)	IF	EX	WB				
MUL.D	F0,F2,F4		IF	EX	EX	EX	EX	WB
SUB.D	F8,F2,F6		IF	EX	EX	WB		
DIV.D	F10, F0, F6			IF				EX
ADD.D	F6,F8,F2			IF		EX	EX	WB
MUL.D	F12,F2,F4					IF		?

n



# Superscalar: General Architecture Concept





#### Hazards

- Three types of hazards
  - Structural
    - Multiple instructions need access to the same hardware at the same time
  - Data dependence
    - There is a dependence between operands (in register or memory) of successive instructions
  - Control dependence
    - Determines the order of the execution of basic blocks
    - When jumping/branching to another address the pipeline has to be (partly) squashed and refilled
- Hazards cause scheduling problems and delay the pipeline



#### Data dependences

- RaW read after write
  - real or flow dependence
  - can only be avoided by value prediction (i.e. speculating on the outcome of a previous operation)
- WaR write after read
- WaW write after write
  - WaR and WaW are false or name dependencies
  - Could be avoided by renaming (if sufficient registers are available); see later slide

#### Notes:

- data dependences can be both between registers and memory data operations
- 2. data dependencies are shown in de DDG: Data Dependence Graph



#### Control Dependences: CFG

#### C input code:

```
CFG
                                               sub t1, a, b
 if (a > b)
                                                                   (Control Flow Graph):
                                               bgz t1, 2, 3
      else
  y = a*b;
                                    rem r, a, b
                                                           rem r. b. a
                                    goto 4
                                                           goto 4
                                               mul y.a,b
Questions:
```

- How real are control dependences?
- Can 'mul y, a, b' be moved to block 2, 3 or even block 1?
- Can 'rem r, a, b' be moved to block 1 and executed speculatively?



### Avoiding pipeline stalls due to Hazards

#### Structural

- Buy more hardware
  - Extra units, pipelined units, more ports on RF and data memory (or banked memories), etc.
- Note: more HW means bigger chip => could increase cycle time t<sub>cycle</sub>

#### Data dependence

- Real (RaW) dependences: add Forwarding (aka Bypassing) logic
  - Compiler optimizations
- False (WaR & WaW) dependences: use renaming (either in HW or in SW)

#### Control dependence

- Adding extra pipeline HW to reduce the number of Branch delay slots
- Branch prediction
- Avoiding Branches



## FP Loop: Where are the Hazards?

for (i=1000; i>0; i=i-1)

```
x[i] = x[i] + s;
                                                                           1 Loop: L.D FO.0(R1) :FOwvector element
                                                                                   stall
     Smithten Mont
                  Americantiform.
                                  Latency
                                              staffs between
     producing result
                                  de excless
                                                                                   ADD D F4, F9, F2 ; add scalar in F2
     FP ALU op
                  Another FP ALU op
                                                                                  stall
     FP ALU on
                  Store double
                                                                                   stall.
     Load double
                  FF ALU op
                                                                                   B.D
                                                                                         0(R1), F4 | store result
     Load double
                  Store double
     Integer op
                  Integer op
                                                                                   DADOUI R1,R1,-8 : decrement pointer EB (DW)
                                                                                                   sammes can't forward to branch
Loop: L.D
                 FO, 0 (R1) :FD=vector element
                                                                                         R1, Loop | branch R1 != pare
        ADD.D F4, F0, F2 ; add scalar from F2
        S.D
                 O(R1), F4; store result
        DADDUI R1, R1, -8 : decrement pointer 8B
                                                                               Loop: L.B
                                                                                           FO. O (RI)
        BNEZ
                  R1, Loop :branch R1!=zero
                                                                                    ADD D F4.F0.F2
                                                                                           0 (R2) . F4
                                                                                                        : drop DGUBUI & BREE
                                                                                           F6. -6(R1)
                                         Loop: L.D
                                                     PO.0(R1)
                                                                                    ADD D F8.F6.F2
                                                     F6.-E(RL)
                                                    F10,-16(81)
                                                                                           -E(R1).F8
                                                                                                        : drop DEUBUT & BREE
    1 Loop: L.D
                      F0,0(R1)
                                                     F14.-24(B1)
                                                                                           F10,-16(81)
                                              ADD D F4.F0.F2
              DADDUI R1, R1, -8
                                                                                    ADD.D F12,F10,F2
                                               ADD D F0 F4 F2
                                                                                          -16 (R1) , F12
                                                                                                         : drop DSUBUI & SNEI
              ADD.D F4,F0,F2
                                               ADD D F12 F10 F2
                                                                                           F14,-24(81)
                                               ADD D F16. F14. F2
                                                                                    ADD.D F16, F14, F2
              etall.
                                                     @ (R1) . F&
                                                                                           -24 (R1) , F16
                                                     -8(85),#8
              stall
                                                                                    DADDUE R1.R1.#-32
                                                                                                        palter to 4*8
                                        11
                                                     -16(91) F12
                                                                                         R1.100P
              S.D
                       8 (R1) , F4
                                              DESMUT #1.#1.432
                                        13
                                                     NR1\F16 : 0-32 = -24
                       R1, Loop
              BNEZ
                                                                                27 clock cycles, or 6.75 per iteration
                                              SNEZ R1,LOOP
```

14 clock cycles, or 3.5 per iteration

(Assumes R1 is multiple of 4)



# Dynamic Scheduling Principle

- What we examined so far is static scheduling
  - Compiler reorders instructions so as to avoid hazards and reduce stalls
- Dynamic scheduling:
   hardware rearranges instruction execution to reduce stalls
- Example:

```
DIV.D F0,F2,F4 ; takes 24 cycles and

RaW; real dependence ; is not pipelined

ADD.D F10,F0,F8

This instruction cannot continue even though it does not depend on previous Div and Add
```

Key idea: Allow instructions behind stall to proceed

4



#### Register Renaming: General Idea

Example, look at F6:

DIV.D F0, F2, F4 F6: RaW
ADD.D F6, F0, F8 F6: WaW
S.D F6, O(R1)
SUB.D F8, F10, F14 F6: WaR
MUL.D F6, F10, F8

- False (aka "name") dependences with F6
  - anti: WaR and
  - output: WaW in this example

Question: how can this code (optimally) be executed?



### Register Renaming Technique

- Eliminate name/false dependencies:
  - -anti- (WaR) and output (WaW)) dependencies

- Can be implemented
  - by the compiler
    - · advantage: low cost
    - disadvantage: "old" codes perform poorly
  - by hardware
    - · advantage: binary compatibility
    - · disadvantage: extra hardware needed

67



### Register Renaming by HW

Same example after renaming:

DIV.D R, F2, F4

ADD.D S, R, F8

S.D S, O(R1)

SUB.D T, F10, F14

MUL.D U, F10, T

Original code:

DIV.D F0, F2, F4 ADD.D F6, F0, F8 S.D F6, O(R1) SUB.D F8, F10, F14 MUL.D F6, F10, F8

- Each destination gets a new (physical) register assigned
- · Now only RaW hazards remain, which can be strictly ordered
- We will see several HW implementations of Register Renaming
  - use ReOrder Buffer (ROB) & Reservation Stations, or
  - 2. use large register file with mapping table

d




## Speculation (Hardware based)

- Execute instructions along predicted execution paths but only commit the results if the prediction was correct
- Instruction commit: allowing an instruction to only update the register file when instruction is no longer speculative
- Need an additional piece of hardware to prevent any irrevocable action until an instruction commits:
  - Reorder buffer, or Large renaming register file
  - why? think about it?



Speculative OoO

execution with speculation using RoB





### Reorder Buffer (RoB)

- Register values and memory values are not written until an instruction commits
- RoB effectively renames the destination registers
  - every destination gets a new entry in the RoB
- On misprediction:
  - Speculated entries in RoB are cleared
- Exceptions:
  - Not recognized/taken until it is ready to commit
  - Precise exceptions require that 'later' entries in RoB are cleared



# Flynn\* Taxonomy, 1966


- In 2013, SIMD and MIMD most common parallelism in architectures usually both in same system!
- Most common parallel processing programming style: Single Program Multiple Data ("SPMD")
  - Single program that runs on all processors of a MIMD
  - Cross-processor execution coordination using synchronization primitives
- SIMD (aka hw-level data parallelism): specialized function units, for handling lock-step calculations involving arrays
  - Scientific computing, signal processing, multimedia (audio/video processing)

		Data Streams					
		Single	Multiple				
Instruction	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86				
Streams	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345 (Clovertown)				





#### Single-Instruction/Multiple-Data Stream (SIMD or "sim-dee")



 SIMD computer exploits multiple data streams against a single instruction stream to operations that may be naturally parallelized, e.g., Intel SIMD instruction extensions or NVIDIA Graphics Processing Unit (GPU)




# SIMD: Single Instruction, Multiple Data

#### Scalar processing

- · traditional mode
- one operation produces one result

#### SIMD processing

- With Intel SSE / SSE2
- SSE \* streaming SIMD extensions
- one operation produces multiple results



Slide Source: Alex Klimovitski & Dean Macri, Intel Corporation



### What does this mean to you?

- In addition to SIMD extensions, the processor may have other special instructions
  - Fused Multiply-Add (FMA) instructions:

$$x = y + c * z$$

is so common some processor execute the multiply/add as a single instruction, at the same rate (bandwidth) as + or \* alone

- · In theory, the compiler understands all of this
  - When compiling, it will rearrange instructions to get a good "schedule" that maximizes pipelining, uses FMAs and SIMD
  - It works with the mix of instructions inside an inner loop or other block of code
- · But in practice the compiler may need your help
  - Choose a different compiler, optimization flags, etc.
  - Rearrange your code to make things more obvious
  - Using special functions ("intrinsics") or write in assembly ®



#### Intel SIMD Extensions

- MMX 64-bit registers, reusing floating-point registers [1992]
- SSE2/3/4, new 8 128-bit registers [1999]


127		0
	20/04/7	
	XMM6	
	XMM5	
	XMM4	
	XMM3	
	XMM2	
	XMM1	
	OMMO	

- AVX, new 256-bit registers [2011]
  - -Space for expansion to 1024-bit registers




#### SSE / SSE2 SIMD on Intel

SSE2 data types: anything that fits into 16 bytes, e.g.,



Instructions perform add, multiply etc. on all the data in parallel




Similar on GPUs, vector p Destination

57




## Intel Architecture SSE2+ 128-Bit SIMD Data Types

- Note: in Intel Architecture (unlike MIPS) a word is 16 bits
  - Single-precision FP: Double word (32 bits)
  - Double-precision FP: Quad word (64 bits)





# Packed and Scalar Double-Precision Floating-Point Operations





# Example: SIMD Array Processing

```
for each f in array
f = sqrt(f)
```

```
for each f in array
(
    load f to floating-point register
    calculate the square root
    write the result from the
register to memory
)
```

```
for each 4 members in array
(
load 4 members to the SSE register
calculate 4 square roots in one operation
store the 4 results from the register to memory
)

SIMD style
```



#### Data-Level Parallelism and SIMD

- SIMD wants adjacent values in memory that can be operated in parallel
- · Usually specified in programs as loops

```
for(i=1000; i>0; i=i-1)

x[i] = x[i] + s;
```

- How can reveal more data-level parallelism than available in a single iteration of a loop?
- Unroll loop and adjust iteration rate



#### Loop Unrolling in C

Instead of compiler doing loop unrolling, could do it yourself in C

```
for(i=1000; i>0; i=i-1)
x[i] = x[i] + s;
```

· Could be rewritten

```
for (i=1000; i>0; i=i-4) {
    x[i] = x[i] + s;
    x[i-1] = x[i-1] + s;
    x[i-2] = x[i-2] + s;
    x[i-3] = x[i-3] + s;
```



### Building a Python-C extension

- Write the C function
  - -PyObject
  - —PyArg\_ParseTuple()
  - -PyLong\_FromLong()
- Write the init function
  - PyMethodDef
  - PyModuleDef
- PyMODINIT\_FUNC
  - First import calls this

```
PyMCDINIT_FUNC PyInit_fputs(void) {
    return PyModule_Create(&fputsmodule);
}
```


```
static PyObject -method fputs(PyObject -self, PyObject -args) (
    char estr, efilename = NULL;
    int bytes_capled = -1;
    /m Parse arguments.m/
    iff (PyArg ParseTupleTargs, "ss", &str, &filename)) {
        return NULL1
    FILE *fp = fopen(filename, "w");
    bytes_copied = foutsistr, fp);
    fclose(fp);
    return PyLong FrowLong(bytes_coased);
  static PyMethodDef PoutsMethods[] = [
      ("fputs", method_fputs, METH_VARARGS, "Python Interface for fputs
      (MULL, NULL, 0, MULL)
  static struct PyModuleDef fputsmodule = {
      PyModuleDef_HEAD_INIT,
      "fpets".
      "Pythoc interface for the fputs C library function",
      -1.
      FputsMethods
```



# Building a Python-C extension

- This is how it appears
- Create setup.py
- Compile and Install
  - python3\_setup.py\_install
- Use in your code

```
>>> import fputs
>>> fputs.__doc__
'Python interface for the fputs C library function'
>>> fputs.__name__
'fputs'
>>> # Write to an empty file mared 'write.txt'
>>> fputs.fputs("Real Python!", "write.txt")
13
>>> with open("write.txt", ";") as f:
>>> print(f.read())
'Real Python!'
```



https://realpython.com/build-python-c-extension-module/



# Accelerate matrixMultiply

```
Winclude **BEintrin.h:
Finclude osysitime.ho-
#include -stdlib.hs
minclude colding ha
#include <stdic.to
#Include enath.ha-
#include -ram nation; h-
unsigned long long get timestamp ()
    struct timevel now:
    gettimeofday (Snow, NULL);
    return now to usec + (unsigned long long)now Tv sec * 1800000;
void dyens basic/count mietil t s. count double" A. count double" S. double" C)
    Sectional to 1 + H; 1 + H; extl
        fortubet22 t | = 0; | < 0; ++|1
           deable mil = Cli + j + ml; /* mij = Clillil */
           forfulatil t k = ft k = at keel
               (i) == A[i + k * n] * f[k + j * n]; /* (i) ++ A[i][k]*f[k][i] */
           Cli + 1 * nl = cit: /* Clillil = cit */
```

```
cult diese and 200 touch a pecifi t a., count modile" A. count double" E. double" C.
    Fact martin to 1 and 1 and 1 march 1
        fort sixtiff to a to 1 a mo year I
             625M ct + 3625M load pdit + 1 + 3 * 65; /* 66 + 656123 */
           fort signific t & = 0; & < 0; her 1
               CO + IMPRO AND AND ADDRESS. JOS. CO -- AUGUSTALISTICS. NO.
                      martin mai gall among land pattle o L + k * et, among broadcast said +
            MRZM STATE PRICE[47%, GBC; /* C[1][3] = GB */
world digeom avoilitionst uintil t n, coust double? A, coust double? B, double? C)
    for( wint32 t 1 = 0; 1 < n; 1 += 8)
           "[ mint32_t j = 8; j < n; ++j)
               m512d c8 = mm512 load pd(C + i + j * n); // c8 = C[i][j]
             for( mint32 t k = 0; k < n; k++)
                 // co -- A[1][8] * B[8][1]
                   m512d bb = mm512 broadcasted pd( mm load ad(B + ( * m + k3));
                 c0 = mm512 fmodd pd( mm512 load pd(A + n * k + i), bb, c0);
              m612 store pd(C + 1 + j * n, c0); // C[1][j] + c0
```



# Accelerate matrixMultiply

```
int main(){
          mints2 t trial no = 11;
                                                         for(wist32 t 1 = 8; 1 < trial no; 1++)
          mint32 t n = 32 * 20:
                                                                 gettimeofday/Stv1, HSL);
          double *#;
                                                                 doese besicir, a, b, cl;
          double *b:
                                                                 pettineeffday(htv2, MILL);
          double *c:
                                                                result += (dumble) (tv2.tv usec - tv1.tv usec) / [000000 + (double) (tv2.tv usec - tv1.tv sec);
          unsigned long long to:
          unnigned long lung t1;
                                                        result - result / (double)(trial co);
          unaigned look long to
                                                        printf("fine fakes: Bef:\C\f\s",result);
 struct timeval tvl, tv2:
 double result:
                                                                result-t:
                                                                for (special t 1 = d; 1 = trial sp; 1++)
                me mattac (n + n + sizeuf(double), 54);
b = (double*) no malloc (n * n * sizeof(double), 54);
c + (double*) ne malloc (n * n * sizeof(double), 54);
                                                                       gettimenfdsylätvi, MALIS;
                                                                       doorn and Stein, a, b, c);
                                                                       gettimeefdevistvy, MULL);
                                                                       result as (double) (tx0.tv usec - tv1.tv usec) / [double] (tx0.tv sec - tv1.tv sec);
    for (wint32 t i * 0; i * n * n; ++i)
                                                                result = result / immakin/(trial ma);
             a[i] = rand[I]:
                                                                printfifted Tange and State Andrews, resulting
                                                            PERMITTING
                                                            for [sint32 t i = 0; i < trial no; i++)
koltnominervar
                                          5 ./a.but
Time Takens Refs
                            1.027594
                                                                   gettinesfdaviátví, MULL);
                                                                   docum assisting, as by all
Time Taken: AVX256:
                            8.436642
                                                                   gettimerder(Atv2, succ);
Time Taken: AVXS12:
                            8,412659
                                                                   result -- (mushis) (to2.to usec - to2.to usec) / 2000000 + (mushis) (to2.to sec - to2.to sec);
                                                           result = result / (double)(trial na);
                                                           printfillion famous distribution, resulting
```



## Using shared Objects

```
Brom ctypes leport CDLL, PCINTER
from ctypes import c size t, c double, c uint
Import numby as no
from numpy import random
                                         -Wall -pedantic -shared -fPIC -o nyllb.so try.c -march=lcelake-server
import time
# Load the Library
mylib - CDLL("/homs/kelin/accel/extension/two/mylib.os")
# C-type corresponding to mumpy array
ND FOINTER 1 = np.ctypeslib.ndpointeridtypennp.float64,
                                                                                   n=32*20
                                   odia-1.
                                   flags="["]
                                                                                   \#5 = (2,2)
                                                                                   Sep*n
# define protetypes
mytib.print array.argtypes = [ND POINTER 1 , c size t]
                                                                                    a = random, rand(s)
mylib.orint orray.restage = None
                                                                                   b =random.rand(s)
mylib.dgemm benit.orgtypes = [c wist, MD POINTER 1 , ND POINTER 1 , ND POINTER 1 ]
                                                                                   c =np.zeros(s)
myllb.dgemm basic.restype = Nooe
syllh.dgess ass512.argtypes = [c.uiet, ND PEDNTER 1 , ND POINTER 1 , ND PEDNTER 1]
                                                                                   X=np.ones(5)
my(1b.dgenm avx512.restype = None
mylib.dgemm avx256.argtypes = [c uint, ND POINTER 1 , NO POINTER 1 , ND POINTER 1]
                                                                                   # call function
mylib.dgenm avx256.restype = None
                                                                                   mylib.print array(X, X.size)
                                                                                   start=time.time()
                                                                                   mylib.dgemm basic(n,a,b,c)
                                                                                   end=time.time()
                                                                                   print(c)
                                                                                   print("Elapsed Time Ref:", end-start)
                                                                                   c =np.zeros(s)
                                                                                   start1=time.time()
```

mylib.dgemm avx256(n,a,b,c)

print("Elapsed Time AVX256:", endl-start1)

endl=time.time()