

Graphical Pipeline:


- Set of steps need to be taken in order to turn 3D scene into 2D image
 - The graphical pipeline is conceptual model
 - Highly dependent on the underlying available Software and Hardware accelerators
- The model of graphical pipeline is usually used in real-time rendering
 - Each step is backed with efficient algorithms that are usually hardware accelerated (e.g., using GPUs)
- How do you represent 3D surfaces?
- A 3D mesh (usually triangles):
 - Simple objects can be composed of thousands of triangles!






Graphic Processing – Some History

- 1990s: Real-time 3D rendering for video games were becoming common
 - Doom, Quake, Descent, ... (Nostalgia!)
- 3D graphics processing is immensely computation-intensive





Texture mapping

Shading

Warren Moore, "Textures and Samplers in Metal," Metal by Example, 2014




Introduction of 3D Accelerator Cards

- Much of 3D processing is short algorithms repeated on a lot of data
 pixels, polygons, textures, ...
- Dedicated accelerators with simple, massively parallel computation






A Diamond Monster 3D, using the Voodoo chipset (1997) (Konstantin Lanzet, Wikipedia)





System Architecture Snapshot With a GPU




Lots of moving parts!



High-Performance Graphics Memory


- Modern GPUs even employing 3D-stacked memory via silicon interposer
 - Very wide bus, very high bandwidth
 - o e.g., HBM2 in Volta





Massively Parallel Architecture For Massively Parallel Workloads!


- NVIDIA CUDA (Compute Uniform Device Architecture) 2007
 - A way to run custom programs on the massively parallel architecture!
- OpenCL specification released 2008
- Both platforms expose synchronous execution of a massive number of threads





NVIDIA GPU Architecture


- A scalable array of multithreaded Streaming Multiprocessors (SMs), each SM consists of
 - 8 Scalar Processor (SP) cores
 - 2 special function units for transcendentals
 - A multithreaded instruction unit
 - On-chip shared memory
- GDDR3 SDRAM
- PCle interface





Volta Execution Architecture

- 64 INT32 Cores, 64 FP32 Cores, 4 Tensor Cores, Raytracing cores..
 - Specialization to make use of chip space...?
- Not much on-chip memory per thread
 - 96 KB Shared memory
 - 1024 Registers per FP32 core
- Hard limit on compute management
 - 32 blocks AND 2048 threads AND 1024 threads/block
 - e.g., 2 blocks with 1024 threads, or 4 blocks with 512 threads
 - Enough registers/shared memory for all threads must be available (all context is resident during execution)



More threads than cores - Threads interleaved to hide memory latency



Resource Balancing Details

- · How many threads in a block?
- Too small: 4x4 window == 16 threads
 - -128 blocks to fill 2048 thread/SM
 - -SM only supports 32 blocks -> only 512 threads used
 - SM has only 64 cores... does it matter? Sometimes!
- Too large: 32x48 window == 1536 threads
 - -Threads do not fit in a block!
- Too large: 1024 threads using more than 64 registers
- Limitations vary across platforms (Fermi, Pascal, Volta, ...)



Warp Scheduling Unit


- Threads in a block are executed in 32-thread "warp" unit
 - Not part of language specs, just architecture specifics
 - A warp is SIMD Same PC, same instructions executed on every core
- What happens when there is a conditional statement?
 - Prefix operations, or control divergence
 - More on this later!
- Warps have been 32-threads so far, but may change in the future




CUDA Programming Model

- A CUDA kernel is executed by an array of threads
 - All threads run the same code (SPMD)
 - Each thread has an ID that it uses to compute memory addresses and make control decisions
- Threads are arranged as a grid of thread blocks
 - Threads within a block have access to a segment of shared memory

threadID






7/26/2000



Kernel Invocation Syntax

grid & thread block dimensionality

vecAdd<<<32, 512>>>(devPtrA, devPtrB, devPtrC);



int i = blockldx.x * blockDim.x + threadldx.x;

block ID within a grid

number of theards per block


thread ID within a thread block

7/2=22009



Mapping Threads to the Hardware


- Blocks of threads are transparently assigned to SMs
 - A block of threads executes on one SM & does not migrate
 - Several blocks can reside concurrently on one SM



7/2/2009



GPU Memory Hierarchy



| Memory | Location | Cached | Access | Scope | Lifetime |
|----------|----------|--------|--------|------------------------|-------------|
| Register | On-chip | N/A | R/W | One thread | Thread |
| Local | Off-chip | No | R/W | One thread | Thread |
| Shared | On-chip | N/A | R/W | All threads in a block | Block |
| Global | Off-chip | No | R/W | All threads + host | Application |
| Constant | Off-chip | Yes | R | All threads + host | Application |
| Texture | Off-chip | Yes | R | All threads + host | Application |

7/2=2009



Simple CUDA Example

```
Asynchronous call
                                                         GPU side
CPU side
int main()
                                        // Kernel definition
                                          global void VecAdd(float* A, float* B, float* C)
   // Kernel invocation with N three
                                            int i = threadIdx.x;
   VecAdd<<<1, N>>>(A, B, C);
                                            C[i] = A[i] + B[i];
    C/C++
                                                    Host Compiler
                             NVCC
                                                                              CPU+GPU
    + CUDA
                            Compiler
                                                                              Software
     Code
                                                        Device
                                                      Compiler
```



Simple CUDA Example

```
1 block
int main()
                                                global:
                     N threads per block
                                                     In GPU, called from host/GPU
                                                 device :
    // Kernel invocation with N threads
                                                     In GPU, called from GPU
    VecAdd<<<1, N>>>(A, B, C);
                                                host :
    Should wait for kernel to finish
                                                     In host, called from host
                               N instances of VecAdd spawned in GPU
// Kernel definition
 _global__ void VecAdd(float* A, float* B, float* C)
                                                                  One function can
                                                                      be both
    int i = threadIdx.x;
    C[i] = A[i] + B[i];
                                     Which of N threads am I?
         Only void allowed
                                     See also: blockldx
```



CPU-Only Version

```
void vecAdd(int N, float* A, float* B, float* C) {
                                                               Computational kernel
  for (int i = 0; i < N; i++) C[i] = A[i] + B[i];
int main(int argc, char **argv)
  int N = 16384; // default vector size
  float *A = (float*)malloc(N * sizeof(float));
                                                                       Memory allocation
  float *B = (float*)malloc(N * sizeof(float));
  float *C = (float*)malloc(N * sizeof(float));
                                                               Kernel invocation
  vecAdd(N, A, B, C); // call compute kernel
                                                               Memory de-allocation
 free(A); free(B); free(C);
```

7/14/2009



Adding GPU support

```
int main(int argc, char **argv)
  int N = 16384; // default vector size
  float *A = (float*)malloc(N * sizeof(float));
  float *B = (float*)malloc(N * sizeof(float));
                                                        Memory allocation on
  float *C = (float*)malloc(N * sizeof(float));
                                                        the GPU card
  float *devPtrA, *devPtrB, *devPtrC;
                                                               Copy data from the CPU
  cudaMalloc((void**)&devPtrA, N * sizeof(float));
                                                               (host) memory to the GPU
  cudaMalloc((void**)&devPtrB, N * sizeof(float));
                                                               (device) memory
  cudaMalloc((void**)&devPtrC, N * sizeof(float));
  cudaMemcpy(devPtrA, A, N * sizeof(float), cudaMemcpyHostToDevice);
  cudaMemcpy(devPtrB, B, N * sizeof(float), cudaMemcpyHostToDevice);
```

2009



Adding GPU support

```
Kernel invocation
vecAdd<<<N/512, 512>>>(devPtrA, devPtrB, devPtrC);
cudaMemcpy(C, devPtrC, N * sizeof(float), cudaMemcpyDeviceToHost);
cudaFree(devPtrA);
                                                  Copy results from
cudaFree(devPtrB);
                                                  device memory to
cudaFree(devPtrC);
                                                  the host memory
free(A); free(B); free(C);
                                      Device memory de-
                                      allocation
```

7/2=2009



GPU Kernel

CPU version

```
void vecAdd(int N, float* A, float* B, float* C)
{
   for (int i = 0; i < N; i++)
      C[i] = A[i] + B[i];
}</pre>
```

GPU version

```
__global__ void vecAdd(float* A, float* B, float* C)
{
  int i = blockldx.x * blockDim.x + threadIdx.x;
  C[i] = A[i] + B[i];
}
```

773-22009



```
int main(int argc, char* argv[])
  int N = 1024;
  struct timeval t1, t2, ta, tb;
  long msec1, msec2;
  float flop, mflop, gflop;
  float *a = (float *)malloc(N*N*sizeof(float));
  float *b = (float *)malloc(N*N*sizeof(float));
  float *c = (float *)malloc(N*N*sizeof(float));
  minit(a, b, c, N);
  gettimeofday(&t1, NULL);
  mmult(a, b, c, N); // a = b * c
  gettimeofday(&t2, NULL);
  mprint(a, N, 5);
  free(a);
  free(b);
  free(c);
  msec1 = t1.tv_sec * 1000000 + t1.tv_usec;
  msec2 = t2.tv_sec * 1000000 + t2.tv_usec;
  msec2 -= msec1;
  flop = N*N*N*2.0f;
  mflop = flop / msec2;
  gflop = mflop / 1000.0f;
  printf("msec = %10ld GFLOPS = %.3f\n", msec2, gflop);
```

```
//a=b*c
void mmult(float *a, float *b, float *c, int N)
  for (int j = 0; j < N; j++)
    for (int k = 0; k < N; k++)
       for (int i = 0; i < N; i++)
         a[i+j*N] += b[i+k*N]*c[k+j*N];
void minit(float *a, float *b, float *c, int N)
  for (int j = 0; j < N; j++)
    for (int i = 0; i < N; i++) {
       a[i+N*j] = 0.0f;
       b[i+N*j] = 1.0f;
       c[i+N*j] = 1.0f;
void mprint(float *a, int N, int M)
  int i, j;
  for (int j = 0; j < M; j++)
    for (int i = 0; i < M; i++)
       printf("%.2f", a[i+N*j]);
    printf("...\n");
  printf("...\n");
```



Matrix Representation in Memory

```
for (i = 0; i < n; ++i)


for (j = 0; j < n; ++j)

for (k = 0; k < n; ++k)

a[i+n*j] += b[i+n*k] * c[k+n*j];
```

Matrices are stored in column-major order






7/2 2009 91




Map this code:



C


into this (logical) architecture:





of Technology Delhi


Matrix Multiplication Performance Engineering



Coleman et. al., "Efficient CUDA," 2017

Architecture knowledge is needed (again)

dim3 grid(1024/32, 1024); dim3 threads (32);





Kernel

Original CPU kernel

```
void mmult(float *a, float *b, float *c, int N)
{
   for (int i = 0; i < N; i++)
      for (int j = 0; j < N; j++)
      for (int k = 0; k < N; k++)
        a[i+j*N] += b[i+k*N]*c[k+j*N];
}</pre>
```

GPU Kernel

```
__global__
void mmult(float *a, float *b, float *c, int N)
{
    int i = blockldx.x * blockDim.x + threadIdx.x;
    int j = blockldx.y;
    float sum = 0.0;

    for (int k = 0; k < N; k++)
        sum += b[i+N*k] * c[k+N*j];

    a[i+N*j] = sum;
}
```

95

dim3 dimGrid(32, 1024); dim3 dimBlock(32); mmult<<<dimGrid, dimBlock>>>(devPtrA, devPtrB, devPtrC, N);

7/2=2009



```
int main(int argc, char* argv[])
 int N = 1024;
 struct timeval t1, t2;
  long msec1, msec2;
 float flop, mflop, gflop;
 float *a = (float *)malloc(N*N*sizeof(float));
 float *b = (float *)malloc(N*N*sizeof(float));
 float *c = (float *)malloc(N*N*sizeof(float));
 minit(a, b, c, N);
 // allocate device memory
 float *devPtrA, *devPtrB, *devPtrC;
 cudaMalloc((void**)&devPtrA, N*N*sizeof(float));
  cudaMalloc((void**)&devPtrB, N*N*sizeof(float));
 cudaMalloc((void**)&devPtrC, N*N*sizeof(float));
 // copu input arrays to the device meory
 cudaMemcpy(devPtrB, b, N*N*sizeof(float), cudaMemcpyHostToDevice);
 cudaMemcpy(devPtrC, c, N*N*sizeof(float), cudaMemcpyHostToDevice);
```

7/3-2009



```
gettimeofday(&t1, NULL);
msec1 = t1.tv sec * 1000000 + t1.tv usec;
// define grid and thread block sizes
dim3 dimGrid(32, 1024);
dim3 dimBlock(32);
// launch GPU kernel
mmult<<<dimGrid, dimBlock>>>(devPtrA, devPtrB, devPtrC, N);
// check for errors
cudaError_t err = cudaGetLastError();
if (cudaSuccess != err)
  fprintf(stderr, "CUDA error: %s.\n", cudaGetErrorString( err) );
  exit(EXIT_FAILURE);
// wait until GPU kernel is done
cudaThreadSynchronize();
gettimeofday(&t2, NULL);
msec2 = t2.tv_sec * 1000000 + t2.tv_usec;
```

7/3 (2009) 97



```
// copy results to host
cudaMemcpy(a, devPtrA, N*N*sizeof(float), cudaMemcpyDeviceToHost);
mprint(a, N, 5);
// free device memory
cudaFree(devPtrA);
cudaFree(devPtrB);
cudaFree(devPtrC);
free(a);
free(b);
free(c);
msec2 -= msec1;
flop = N*N*N*2.0f;
mflop = flop / msec2;
gflop = mflop / 1000.0f;
printf("msec = %10ld GFLOPS = %.3f\n", msec2, gflop);
```

98

7/3 2009