



# PC-Engine CDR-30A (CD-ROM2) Schematics – MAIN PWR Top Level





Author: Regis Galland

Sheet: /RF AMP/

File: opticalblock.kicad\_sch

**Title: PC-Engine CDR-30A (CD-ROM2) Schematics - MAIN PWR**

Size: A4 Date: 2024-05-03


KiCad E.D.A. 8.0.2

Rev: 0.1


Id: 2/7


# SERVO SIGNAL PROCESSOR

- Notes:
- MDP, MON, MDS, FSW, WDLK, CNIN, SENS, LOCK, VCOO and VCOI connected to DSP
  - SENS, MLT, MCK and MDAT conencted to micro
  - SPDLO, SLO, FEO, TAO connected to motor drivers
  - FOK, MIRROR and DEFECT connected to RF amp










Only `SCSI_SEL` is connected to this chip so other I/Os must be used to inform whether we are in a command or data stage. Equally, the micro needs to know when `req` is asserted to read data and then `ack`. This might be done with `PC3` as it can be configured as an interrupt.  
Perhaps the 8KRAM also stores the command bytes.

ALE latches address to `PD0-7` when high and presents data when low. `PD0-7` and `PF0-5` are connected to SCSI chip but `PF5` is also connected to the display update signal through a diode. Since writing to display requires both `WR` and `PF5` to be low because of the logical 'OR' with diodes, it might then mean that addresses from `0000h` to `1FFFh` are ignored by the SCSI IC (i.e. `PF5` is a chip select pin) but addresses from `2000h` to `3FFFh` will be seen as read or write operations to the 8KB RAM (`0000h-1FFFh`)



Author: Regis Galland

Sheet: /MCU/

File: mcu.kicad\_sch

Title: PC-Engine CDR-30A (CD-ROM2) Schematics – MAIN PWR

Size: A4

Date: 2024-05-03

Rev: 0.1

KiCad E.D.A. 8.0.2

Id: 7/7