

# Montana Firmware Reference

---

M-20875-004  
October 2021

# Table of Contents

	Page
1. Introduction.....	48
1.1 Purpose.....	48
1.2 Intended Audience.....	48
1.3 Conventions.....	48
2. Firmware Overview.....	49
2.1 Introduction.....	49
2.1.1 Compliance Exceptions.....	49
2.2 Firmware Components.....	49
2.3 Firmware Naming Conventions.....	50
2.4 Firmware Resource Usage.....	50
2.5 Versions.....	51
3. Hardware Definitions.....	53
3.1 Register and Register Bit-Field Definitions.....	53
3.2 Memory Map Definition.....	54
3.3 Interrupt Vector Definition.....	55
4. Hardware Abstraction Layer.....	56
4.1 Usage.....	56
5. CMSIS Library.....	57
5.1 Introduction.....	57
6. CMSIS Drivers.....	58
6.1 Introduction.....	58
6.2 Library Structure.....	58
6.3 Configuring The Driver Run-time Environment.....	59
6.3.1 Using a GUI-Based Editor.....	59
6.3.2 Using a Text-Based Editor.....	59

## Montana Firmware Reference

6.4 Using the CMSIS Drivers .....	59
6.4.1 Adding a CMSIS Driver .....	59
6.4.2 Configuring CMSIS Drivers with RTE_Device.h .....	60
7. Program ROM .....	62
7.1 Overview .....	62
7.1.1 Versions .....	62
7.2 ROM Initialization Sequence .....	62
7.2.1 ROM Basic Initialization .....	64
7.3 Vector Tables .....	64
7.4 Security Subsystem .....	67
7.4.1 Secure Boot Process .....	67
7.5 ROM Life Cycle States (LCS) & Operational Modes .....	67
7.6 Application Validation and Boot .....	68
7.7 Data Exchange Unit (DEU) Support .....	69
8. Flash Library .....	71
8.1 Library Forms .....	71
8.2 Flash Library Usage .....	71
9. Security and Life Cycle Provisioning Elements .....	72
9.1 Overview .....	72
9.2 Third Party Documentation .....	72
10. Arm CryptoCell-312 Security IP .....	73
10.1 Arm CryptoCell-312 Mbed TLS .....	73
11. Event Kernel .....	74
11.1 Overview .....	74
11.1.1 Include Files .....	74
11.1.2 Kernel Environment .....	74

## Montana Firmware Reference

11.2 Messages.....	74
11.2.1 Overview.....	74
11.2.2 Message Format.....	75
11.2.3 Parameter Management.....	75
11.2.4 Message Queue Primitives.....	75
11.2.4.1 Message Allocation.....	75
Prototype:.....	75
Parameters:.....	76
Return:.....	76
Description:.....	76
11.2.4.2 Message Allocation Macro (Static Structure).....	76
Prototype:.....	76
Parameters:.....	76
Return:.....	76
Description:.....	76
11.2.4.3 Message Allocation Macro (Variable Structure).....	77
Prototype:.....	77
Parameters:.....	77
Return:.....	77
Description:.....	77
11.2.4.4 Message Free.....	77
Prototype:.....	77
Parameters:.....	77
Return:.....	77
Description:.....	78
11.2.4.5 Message Free Macro.....	78

## Montana Firmware Reference

Prototype:	78
Parameters:	78
Return:	78
Description:	78
11.2.4.6 Message Send	78
Prototype:	78
Parameters:	78
Return:	78
Description:	78
11.2.4.7 Message Send Basic	79
Prototype:	79
Parameters:	79
Return:	79
Description:	79
11.2.4.8 Message Forward	79
Prototype:	79
Parameters:	79
Return:	79
Description:	80
11.3 Scheduler	80
11.3.1 Overview	80
11.3.2 Requirements	80
11.3.2.1 Scheduling Algorithm	80
11.3.2.2 Save Service	81
11.4 Tasks	81
11.5 Kernel Timer	82

## Montana Firmware Reference

11.5.1 Overview.....	82
11.5.2 Time Definition.....	82
11.5.3 Timer Object.....	82
11.5.4 Timer Setting.....	82
11.5.5 Time Primitives.....	83
11.5.5.1 Timer Set.....	83
Prototype:.....	83
Parameters:.....	83
Return:.....	84
Description:.....	84
11.5.5.2 Timer Clear.....	84
Prototype:.....	84
Parameters:.....	84
Return:.....	84
Description:.....	84
11.5.5.3 Timer Activity.....	84
Prototype:.....	84
Parameters:.....	84
Return:.....	84
Description:.....	85
11.5.5.4 Timer Adjust.....	85
Prototype:.....	85
Parameters:.....	85
Return:.....	85
Description:.....	85
11.5.5.5 Timer Expiry.....	85

## Montana Firmware Reference

11.6 Useful Macros .....	86
12. Bluetooth Stack .....	87
12.1 Introduction .....	87
12.1.1 Include and Object Files .....	87
12.1.2 Bluetooth Stack .....	88
12.1.3 Stack Support Functions .....	88
12.1.4 Managing Bluetooth Low Energy Stack RAM Usage .....	88
12.2 HCI .....	90
12.2.1 HCI Software Architecture .....	91
12.3 GATT .....	92
12.4 GAP .....	93
12.4.1 Non-Connected Procedures .....	93
12.4.1.1 Activity Overview .....	94
12.4.1.2 Advertising Activity .....	95
12.4.1.2.1 Advertising Properties .....	96
12.4.1.2.2 Legacy Advertising Activity .....	97
12.4.1.2.3 Extended Advertising Activity .....	97
12.4.1.2.4 Periodic Advertising Activity .....	98
12.4.1.3 Scanning Activity .....	98
12.4.1.4 Initiating Activity .....	99
12.4.1.5 Periodic Synchronization Activity .....	100
13. Bluetooth and Kernel Library .....	101
13.1 Use of the Event Kernel and Bluetooth Stack .....	101
13.1.1 The Kernel Scheduler .....	101
13.1.2 Message Handlers .....	101
13.1.3 Core Bluetooth Profiles .....	102

## Montana Firmware Reference

13.1.4	Standard Profiles and Services .....	102
13.1.5	Custom Profiles and Services .....	102
13.1.6	Event Kernel and Bluetooth Low Energy Library Initialization and Execution .....	102
13.2	Baseband and Kernel Functions .....	103
13.2.1	BLE_Initialize .....	103
	Prototype: .....	103
	Parameters: .....	104
	Return: .....	104
	Description: .....	104
	Example .....	104
13.2.2	BLE_Baseband_Sleep .....	104
	Prototype: .....	104
	Parameters: .....	104
	Return: .....	105
	Description: .....	105
	Example: .....	105
13.2.3	BLE_Kernel_Process .....	105
	Prototype: .....	105
	Parameters: .....	106
	Return: .....	106
	Description: .....	106
	Example: .....	106
13.2.4	BLE_Baseband_Is_Awake .....	106
	Prototype: .....	106
	Parameters: .....	106
	Return: .....	106



## Montana Firmware Reference

Description:	106
Example:	106
13.3 Managing Bluetooth Low Energy Stack RAM Usage	107
13.3.1 Bluetooth Low Energy Link Layer Metrics	108
13.3.1.1 BLE_Link_Metrics	108
13.3.2 Bluetooth Stack Supporting API Functions	109
13.3.2.1 Device_BLE_Param_Get	109
Prototype:	109
13.3.2.2 platform_reset	110
Prototype:	110
13.3.2.3 srand_func	110
Prototype:	110
13.3.2.4 rand_func	110
Prototype:	110
13.3.2.5 Device_RF_RSSI_Convert	110
Prototype:	110
13.3.2.6 Device_RF_TxPwr_Get_dBm	111
Prototype:	111
13.3.2.7 Device_RF_TxPwr_Get_Idx	111
Prototype:	111
13.3.2.8 BLE_Set_RxStatusCallBack	111
Prototype:	111
Parameters:	111
Return:	111
Description:	111
Examples:	111

## Montana Firmware Reference

13.3.2.9 BLE_Set_ScanConIndStatusCallBack.....	112
Prototype:.....	112
Parameters:.....	112
Return:.....	112
Description:.....	112
Example:.....	112
13.3.2.10 Hci_Vs_Cmd_App_Func.....	113
Prototype:.....	113
Parameters:.....	113
Return:.....	113
Description:.....	113
Example:.....	113
13.4 Bluetooth Low Energy Abstraction.....	114
14. Supplemental Calibration Library.....	116
14.1 Usage.....	116
14.2 Clock Calibration Notes.....	116
15. swmTrace Library.....	117
15.1 Introduction.....	117
15.2 Usage.....	117
16. CMSIS Reference.....	118
16.1 Summary.....	118
16.2 CMSIS Reference Variable Documentation.....	120
16.2.1 MONTANA_Sys_Version.....	120
16.2.2 __Heap_Begin__.....	120
16.2.3 __Heap_Limit__.....	120
16.2.4 __stack_limit.....	120

## Montana Firmware Reference

16.2.5	__stack.....	120
16.2.6	__data_init.....	121
16.2.7	__data_start.....	121
16.2.8	__data_end.....	121
16.2.9	__bss_start.....	121
16.2.10	__bss_end.....	121
16.2.11	__preinit_array_start.....	122
16.2.12	__preinit_array_end.....	122
16.2.13	__init_array_start.....	122
16.2.14	__init_array_end.....	122
16.2.15	flash_layout.....	123
16.2.16	SystemCoreClock.....	123
16.3	CMSIS Reference Data Structures Type Documentation.....	123
16.3.1	flash_region.....	123
16.4	CMSIS Reference Macro Definition Documentation.....	124
16.4.1	MONTANA_SYS_VER_MAJOR.....	124
16.4.2	MONTANA_SYS_VER_MINOR.....	124
16.4.3	MONTANA_SYS_VER_REVISION.....	124
16.4.4	MONTANA_SYS_VER.....	125
16.4.5	__ARMv8MML_REV.....	125
16.4.6	__CM33_REV.....	125
16.4.7	__FPU_PRESENT.....	125
16.4.8	__DSP_PRESENT.....	125
16.4.9	__SAUREGION_PRESENT.....	126
16.4.10	__MPU_PRESENT.....	126
16.4.11	__VTOR_PRESENT.....	126

## Montana Firmware Reference

16.4.12	__NVIC_PRIO_BITS.....	126
16.4.13	__Vendor_SysTickConfig.....	127
16.4.14	I2C_REF_VALID.....	127
16.4.15	SPI_REF_VALID.....	127
16.4.16	UART_REF_VALID.....	127
16.4.17	TIMER_REF_VALID.....	127
16.4.18	DMA_REF_VALID.....	128
16.4.19	FLASH_REF_VALID.....	128
16.4.20	GPIO_PAD_COUNT.....	128
16.4.21	GPIO_GROUP_LOW_PAD_RANGE.....	129
16.4.22	GPIO_EVENT_CHANNEL_COUNT.....	129
16.4.23	GPIO_CLK_DIV_COUNT.....	129
16.4.24	GPIO0.....	129
16.4.25	GPIO1.....	129
16.4.26	GPIO2.....	130
16.4.27	GPIO3.....	130
16.4.28	GPIO4.....	130
16.4.29	GPIO5.....	130
16.4.30	GPIO6.....	130
16.4.31	GPIO7.....	131
16.4.32	GPIO8.....	131
16.4.33	GPIO9.....	131
16.4.34	GPIO10.....	131
16.4.35	GPIO11.....	132
16.4.36	GPIO12.....	132
16.4.37	GPIO13.....	132

## Montana Firmware Reference

16.4.38	GPIO14.....	132
16.4.39	GPIO15.....	132
16.4.40	SYS_DUMMY_READ.....	133
16.4.41	SYS_DUMMY_WRITE.....	133
16.4.42	ERRNO_NO_ERROR.....	133
16.4.43	ERRNO_GENERAL_FAILURE.....	133
16.4.44	DEFAULT_FREQ.....	133
16.4.45	STANDBYCLK_DEFAULT_FREQ.....	134
16.4.46	RFCLK_BASE_FREQ.....	134
16.4.47	EXTCLK_MAX_FREQ.....	134
16.4.48	JTCK_MAX_FREQ.....	134
16.4.49	RCOSC_MAX_FREQ.....	135
16.5	CMSIS Reference Function Documentation.....	135
16.5.1	_start.....	135
16.5.2	_sbrk.....	136
16.5.3	SystemInit.....	136
16.5.4	SystemCoreClockUpdate.....	137
17.	Hardware Abstraction Layer Reference.....	138
17.1	Summary.....	138
17.2	Activity Counter.....	138
17.2.1	Summary.....	138
17.2.2	Activity Counter Function Documentation.....	138
17.2.2.1	Sys_ACNT_Start.....	138
17.2.2.2	Sys_ACNT_Stop.....	138
17.2.2.3	Sys_ACNT_Clear.....	139
17.3	Baseband Interface.....	139

## Montana Firmware Reference

17.3.1	Summary.....	139
17.3.2	Baseband Interface Macro Definition Documentation.....	140
17.3.2.1	BLE_NONE.....	140
17.3.2.2	BLE_RISING_EDGE.....	140
17.3.2.3	BLE_FALLING_EDGE.....	140
17.3.2.4	BLE_TRANSITION.....	140
17.3.3	Baseband Interface Function Documentation.....	141
17.3.3.1	Sys_BBIF_CoexIntConfig.....	141
17.4	Clock Configuration.....	141
17.4.1	Summary.....	142
17.4.2	Clock Configuration Variable Documentation.....	142
17.4.2.1	SystemCoreClock.....	142
17.4.3	Clock Configuration Function Documentation.....	142
17.4.3.1	Sys_Clocks_RCSysClkConfig.....	142
17.4.3.2	Sys_Clocks_SystemClkConfig.....	143
17.4.3.3	Sys_Clocks_XTALClkConfig.....	144
17.4.3.4	Sys_Clocks_DividerConfig.....	144
17.5	Cyclic Redundancy Check.....	145
17.5.1	Summary.....	145
17.5.2	Cyclic Redundancy Check Macro Definition Documentation.....	146
17.5.2.1	SYS_CRC_CONFIG.....	146
17.5.2.2	SYS_CRC_32INITVALUE.....	147
17.5.2.3	SYS_CRC_CCITTINITVALUE.....	147
17.5.2.4	SYS_CRC_GETCURRENTVALUE.....	148
17.5.2.5	SYS_CRC_GETFINALVALUE.....	148
17.5.2.6	SYS_CRC_ADD.....	149

## Montana Firmware Reference

17.5.3	Cyclic Redundancy Check Function Documentation .....	150
17.5.3.1	Sys_Set_CRC_Config .....	150
17.5.3.2	Sys_CRC_32InitValue .....	151
17.5.3.3	Sys_CRC_CCITTInitValue .....	151
17.5.3.4	Sys_CRC_GetCurrentValue .....	152
17.5.3.5	Sys_CRC_GetFinalValue .....	153
17.5.3.6	Sys_CRC_Add .....	153
17.6	Direct Memory Access .....	154
17.6.1	Summary .....	154
17.6.2	Direct Memory Access Macro Definition Documentation .....	154
17.6.2.1	SYS_DMA_CHANNELCONFIG .....	155
17.6.2.2	SYS_DMA_MODE_ENABLE .....	155
17.6.3	Direct Memory Access Function Documentation .....	156
17.6.3.1	Sys_DMA_ChannelConfig .....	156
17.6.3.2	Sys_DMA_Mode_Enable .....	157
17.6.3.3	Sys_DMA_Get_Status .....	158
17.6.3.4	Sys_DMA_Clear_Status .....	158
17.6.3.5	Sys_DMA_Set_Ctrl .....	159
17.7	Flash Copier .....	159
17.7.1	Summary .....	159
17.7.2	Flash Copier Function Documentation .....	160
17.7.2.1	Sys_Flash_Copy .....	160
17.7.2.2	Sys_Flash_Compare .....	160
17.7.2.3	Sys_Flash_CalculateCRC .....	161
17.8	General-Purpose I/O Interface .....	162
17.8.1	Summary .....	162

## Montana Firmware Reference

17.8.2	General-Purpose I/O Interface Macro Definition Documentation .....	162
17.8.2.1	GPIO_LEVEL1_DRIVE .....	163
17.8.2.2	GPIO_LEVEL2_DRIVE .....	163
17.8.2.3	GPIO_LEVEL3_DRIVE .....	163
17.8.2.4	GPIO_LEVEL4_DRIVE .....	163
17.8.2.5	SYS_GPIO_CONFIG .....	163
17.8.3	General-Purpose I/O Interface Function Documentation .....	164
17.8.3.1	Sys_GPIO_NMIConfig .....	164
17.8.3.2	Sys_GPIO_IntConfig .....	165
17.8.3.3	Sys_GPIO_CM33JTAGConfig .....	166
17.8.3.4	Sys_GPIO_Set_High .....	166
17.8.3.5	Sys_GPIO_Set_Low .....	167
17.8.3.6	Sys_GPIO_Toggle .....	167
17.8.3.7	Sys_GPIO_Read .....	168
17.8.3.8	Sys_GPIO_Write .....	169
17.8.3.9	Sys_GPIO_Set_Direction .....	169
17.9	I2C .....	170
17.9.1	Summary .....	170
17.9.2	I2C Macro Definition Documentation .....	171
17.9.2.1	I2C_CONFIG_MASK .....	171
17.9.2.2	I2C_PADS_NUM .....	171
17.9.2.3	SYS_I2C_GPIOCONFIG .....	171
17.9.2.4	SYS_I2C_CONFIG .....	172
17.9.2.5	SYS_I2C_STARTREAD .....	173
17.9.2.6	SYS_I2C_STARTWRITE .....	173
17.9.2.7	SYS_I2C_ACK .....	174



## Montana Firmware Reference

17.9.2.8	SYS_I2C_NACK.....	174
17.9.2.9	SYS_I2C_LASTDATA.....	175
17.9.2.10	SYS_I2C_RESET.....	175
17.9.2.11	SYS_I2C_NACKANDSTOP.....	176
17.9.3	I2C Function Documentation.....	176
17.9.3.1	Sys_I2C_GPIOConfig.....	176
17.9.3.2	Sys_I2C_Config.....	177
17.9.3.3	Sys_I2C_StartRead.....	178
17.9.3.4	Sys_I2C_StartWrite.....	178
17.9.3.5	Sys_I2C_ACK.....	179
17.9.3.6	Sys_I2C_NACK.....	180
17.9.3.7	Sys_I2C_LastData.....	180
17.9.3.8	Sys_I2C_Reset.....	181
17.9.3.9	Sys_I2C_NackAndStop.....	181
17.10	LSAD.....	182
17.10.1	Summary.....	182
17.10.2	LSAD Data Structures Type Documentation.....	182
17.10.2.1	F_LSAD_TRIM.....	182
17.10.3	LSAD Macro Definition Documentation.....	183
17.10.3.1	LSAD_OFFSET_ERROR_CONV_QUOTIENT.....	183
17.10.3.2	LSAD_GAIN_ERROR_CONV_QUOTIENT.....	183
17.10.3.3	ERROR_LSAD_INPUT_CFG.....	183
17.10.3.4	PRE_SEL_SIZE.....	184
17.10.4	LSAD Function Documentation.....	184
17.10.4.1	Sys_LSAD_Gain_Offset.....	184
17.10.4.2	Sys_LSAD_TempSensor_Gain_Offset.....	184

## Montana Firmware Reference

17.10.4.3 Sys_LSAD_InputConfig.....	185
17.11 Nested Vectored Interrupt Controller.....	186
17.11.1 Summary.....	186
17.11.2 Nested Vectored Interrupt Controller Function Documentation.....	186
17.11.2.1 Sys_NVIC_DisableAllInt.....	186
17.11.2.2 Sys_NVIC_ClearAllPendingInt.....	186
17.12 POWER.....	187
17.12.1 Summary.....	187
17.12.2 POWER Function Documentation.....	187
17.12.2.1 Sys_Power_RFEnable.....	187
17.12.2.2 Sys_Power_CC312AO_Enable.....	188
17.12.2.3 Sys_Power_CC312AO_Disable.....	188
17.13 RFFE Radio Frequency Front End.....	188
17.13.1 Summary.....	188
17.13.2 RFFE Radio Frequency Front End Macro Definition Documentation.....	190
17.13.2.1 STABILIZATION_DELAY.....	190
17.13.2.2 MEASUREMENT_DELAY.....	190
17.13.2.3 V_TO_MV.....	190
17.13.2.4 V_TO_MV_F.....	190
17.13.2.5 DEF_CHANNEL.....	190
17.13.2.6 MAX_LSAD_CHANNEL.....	191
17.13.2.7 VDDPA_EN.....	191
17.13.2.8 VDDPA_DIS.....	191
17.13.2.9 VCC_VDDRF_MARGIN.....	191
17.13.2.10 TRIM_MARGIN.....	192
17.13.2.11 MV_PER_DBM_VDDPA.....	192

## Montana Firmware Reference

17.13.2.12	MV_PER_DBM_VDDRF.....	192
17.13.2.13	STEPS_PER_DBM_VDDRF.....	192
17.13.2.14	STEPS_PER_DBM_VDDPA.....	192
17.13.2.15	RF_MAX_POWER.....	193
17.13.2.16	RF_MAX_POWER_NO_VDDPA.....	193
17.13.2.17	RF_NO_VDDPA_TYPICAL_POWER.....	193
17.13.2.18	RF_DEFAULT_POWER.....	193
17.13.2.19	RF_MIN_POWER.....	193
17.13.2.20	PA_PWR_BYTE_0DBM.....	194
17.13.2.21	PA_ENABLE_BIAS_SETTING.....	194
17.13.2.22	PA_DISABLE_BIAS_SETTING.....	194
17.13.2.23	SW_CTRL_DELAY_3_BYTE.....	194
17.13.2.24	RAMPUP_DELAY_3_BYTE.....	194
17.13.2.25	DISABLE_DELAY_3_BYTE.....	195
17.13.2.26	ERRNO_TX_POWER_MARKER.....	195
17.13.2.27	ERRNO_NO_TRIMS.....	195
17.13.2.28	ERRNO_RFFE_MISSINGSSETTING_ERROR.....	195
17.13.2.29	ERRNO_RFFE_INVALIDSETTING_ERROR.....	196
17.13.2.30	ERRNO_RFFE_VCC_INSUFFICIENT.....	196
17.13.2.31	WARNING_RFFE_VLOW_POWER_STATE.....	196
17.13.2.32	WARNING_RFFE_PA_ENABLED_STATE.....	196
17.13.2.33	CONVERT.....	196
17.13.2.34	SWAP.....	197
17.13.2.35	SYS_RFFE_SETTXPOWER.....	198
17.13.3	RFFE Radio Frequency Front End Function Documentation.....	199
17.13.3.1	Sys_RFFE_GetTXPower.....	199

## Montana Firmware Reference

17.13.3.2 Sys_RFFE_SetTXPower.....	199
17.14 RTC.....	201
17.14.1 Summary.....	201
17.14.2 RTC Function Documentation.....	201
17.14.2.1 Sys_RTC_Config.....	201
17.14.2.2 Sys_RTC_Value.....	202
17.15 Simple Assertions.....	202
17.15.1 Summary.....	202
17.15.2 Simple Assertions Macro Definition Documentation.....	202
17.15.2.1 SYS_ASSERT.....	202
17.16 Sensor API.....	203
17.16.1 Summary.....	203
17.16.2 Sensor API Function Documentation.....	203
17.16.2.1 Sys_Sensor_ADCCfg.....	203
17.16.2.2 Sys_Sensor_IntCfg.....	204
17.16.2.3 Sys_Sensor_IdleCfg.....	205
17.16.2.4 Sys_Sensor_TimerCfg.....	205
17.16.2.5 Sys_Sensor_StorageCfg.....	206
17.16.2.6 Sys_Sensor_DelayCfg.....	207
17.16.2.7 Sys_Sensor_Enable.....	208
17.16.2.8 Sys_Sensor_Disable.....	209
17.16.2.9 Sys_Sensor_TimerReset.....	210
17.16.2.10 Sys_Sensor_CurrentState.....	210
17.16.2.11 Sys_Sensor_CurrentCountValue.....	210
17.17 SPI.....	211
17.17.1 Summary.....	211

## Montana Firmware Reference

17.17.2 SPI Macro Definition Documentation .....	212
17.17.2.1 SPI_CONFIG_MASK .....	212
17.17.2.2 SPI_PADS_NUM .....	212
17.17.2.3 SYS_SPI_CONFIG .....	212
17.17.2.4 SYS_SPI_TRANSFERCONFIG .....	213
17.17.2.5 SYS_SPI_READ .....	214
17.17.2.6 SYS_SPI_WRITE .....	215
17.17.2.7 SYS_SPI_GPIOCONFIG .....	215
17.17.2.8 SYS_DSPI_GPIOCONFIG .....	216
17.17.2.9 SYS_QSPI_GPIOCONFIG .....	217
17.17.3 SPI Function Documentation .....	217
17.17.3.1 Sys_SPI_Config .....	217
17.17.3.2 Sys_SPI_TransferConfig .....	218
17.17.3.3 Sys_SPI_Read .....	219
17.17.3.4 Sys_SPI_Write .....	220
17.17.3.5 Sys_SPI_GPIOConfig .....	220
17.17.3.6 Sys_DSPI_GPIOConfig .....	221
17.17.3.7 Sys_QSPI_GPIOConfig .....	222
17.18 General-Purpose Timer .....	223
17.18.1 Summary .....	223
17.18.2 General-Purpose Timer Macro Definition Documentation .....	223
17.18.2.1 SYS_TIMER_CONFIG .....	223
17.18.2.2 SYS_TIMER_START .....	224
17.18.2.3 SYS_TIMER_STOP .....	224
17.18.3 General-Purpose Timer Function Documentation .....	224
17.18.3.1 Sys_Timer_Config .....	224

## Montana Firmware Reference

17.18.3.2	Sys_Timer_Start .....	225
17.18.3.3	Sys_Timer_Stop .....	226
17.19	Time of Flight .....	226
17.19.1	Summary .....	226
17.19.2	Time of Flight Function Documentation .....	226
17.19.2.1	Sys_TOF_Config .....	227
17.19.2.2	Sys_TOF_Start .....	227
17.19.2.3	Sys_TOF_Stop .....	228
17.20	Trimming Support .....	228
17.20.1	Summary .....	228
17.20.2	Detailed Description .....	230
17.20.3	Trimming Support Variable Documentation .....	230
17.20.3.1	trim_args1 .....	230
17.20.3.2	trim_args2 .....	231
17.20.4	Trimming Support Enumeration Type Documentation .....	231
17.20.4.1	TrimTarget_t .....	231
17.20.4.2	TrimName_t .....	235
17.20.5	Trimming Support Macro Definition Documentation .....	236
17.20.5.1	NULL_POINTER .....	236
17.20.5.2	MIN_32_BIT .....	236
17.20.5.3	MAX_32_BIT .....	237
17.20.5.4	MIN_18_BIT .....	237
17.20.5.5	MAX_18_BIT .....	237
17.20.5.6	MIN_16_BIT .....	237
17.20.5.7	MAX_16_BIT .....	237
17.20.5.8	MIN_8_BIT .....	238

## Montana Firmware Reference

17.20.5.9	MAX_8_BIT.....	238
17.20.5.10	MAX_4_BIT.....	238
17.20.5.11	ERROR_NO_ERROR.....	238
17.20.5.12	ERROR_NULL.....	238
17.20.5.13	ERROR_NO_TRIM_FOUND.....	239
17.20.5.14	ERROR_INVALID_TRIM.....	239
17.20.5.15	ERROR_INVALID_CRC.....	239
17.20.5.16	ERROR_BG_INVALID.....	239
17.20.5.17	ERROR_BG_V_INVALID.....	239
17.20.5.18	ERROR_BG_I_INVALID.....	240
17.20.5.19	ERROR_DCDC_INVALID.....	240
17.20.5.20	ERROR_VDDC_INVALID.....	240
17.20.5.21	ERROR_VDDC_STBY_INVALID.....	240
17.20.5.22	ERROR_VDDM_INVALID.....	240
17.20.5.23	ERROR_VDDM_STBY_INVALID.....	241
17.20.5.24	ERROR_VDDRF_INVALID.....	241
17.20.5.25	ERROR_VDDPA_INVALID.....	241
17.20.5.26	ERROR_VDDPA_MIN_INVALID.....	241
17.20.5.27	ERROR_VDDIF_INVALID.....	241
17.20.5.28	ERROR_VDDFLASH_INVALID.....	242
17.20.5.29	ERROR_RCOSC_INVALID.....	242
17.20.5.30	ERROR_RCOSC32_INVALID.....	242
17.20.5.31	ERROR_LSAD_INVALID.....	242
17.20.5.32	ERROR_TEMPERATURE_INVALID.....	243
17.20.5.33	ERROR_THERMISTOR_INVALID.....	243
17.20.5.34	ERROR_MEASURED_INVALID.....	243

## Montana Firmware Reference

17.20.5.35	ERROR_TRIM_CUSTOM_SIGNATURE_INVALID.....	243
17.20.5.36	ERROR_TRIM_CUSTOM_ICH_INVALID.....	243
17.20.5.37	ERROR_TRIM_CUSTOM_XTAL_INVALID.....	244
17.20.5.38	TR_REG_TRIM_MASK.....	244
17.20.5.39	TRIM_8_BIT_TRIM_MASK.....	244
17.20.5.40	TRIM_16_BIT_TRIM_MASK.....	244
17.20.5.41	LSAD_HF.....	244
17.20.5.42	LSAD_LF.....	245
17.20.5.43	LSAD_OFFSET.....	245
17.20.5.44	LSAD_OFFSET_MASK.....	245
17.20.5.45	LSAD_GAIN.....	245
17.20.5.46	LSAD_GAIN_MASK.....	245
17.20.5.47	TRIM.....	246
17.20.5.48	TRIM_SUPPLEMENTAL.....	246
17.20.5.49	TRIM_CUSTOM_SIP1_SIGNATURE.....	246
17.20.5.50	TRIM_CUSTOM_CUST_SIGNATURE.....	246
17.20.5.51	SYS_TRIM_LOAD_DEFAULT.....	246
17.20.5.52	SYS_TRIM_LOAD_SUPPLEMENTAL.....	247
17.20.5.53	SYS_TRIM_LOAD_CUSTOM.....	248
17.20.6	Trimming Support Function Documentation.....	248
17.20.6.1	Sys_Trim_LoadTrims.....	248
17.20.6.2	Sys_Trim_LoadSingleTrim.....	249
17.20.6.3	Sys_Trim_VerifyTrims.....	251
17.20.6.4	Sys_Trim_CheckCRC.....	251
17.20.6.5	Sys_Trim_GetTrim.....	252
17.20.6.6	Sys_Trim_LoadBandgap.....	253



## Montana Firmware Reference

17.20.6.7 Sys_Trim_LoadDCDC.....	254
17.20.6.8 Sys_Trim_LoadVDDC.....	254
17.20.6.9 Sys_Trim_LoadVDDM.....	255
17.20.6.10 Sys_Trim_LoadVDDPA.....	256
17.20.6.11 Sys_Trim_LoadVDDRF.....	257
17.20.6.12 Sys_Trim_LoadCustom.....	257
17.20.6.13 Sys_Trim_LoadVDDFLASH.....	258
17.20.6.14 Sys_Trim_LoadRCOSC.....	259
17.20.6.15 Sys_Trim_LoadRCOSC32.....	259
17.20.6.16 Sys_Trim_LoadThermistor.....	260
17.20.6.17 Sys_Trim_GetLSADTrim.....	261
17.20.6.18 Sys_Trim_LoadVDDIF.....	262
17.21 UART.....	262
17.21.1 Summary.....	262
17.21.2 UART Macro Definition Documentation.....	263
17.21.2.1 UART_PADS_NUM.....	263
17.21.2.2 SYS_UART_GPIOCONFIG.....	263
17.21.2.3 SYS_UART_CONFIG.....	264
17.21.3 UART Function Documentation.....	265
17.21.3.1 Sys_UART_GPIOConfig.....	265
17.21.3.2 Sys_UART_Config.....	266
17.22 WATCHDOG.....	267
17.22.1 Summary.....	267
17.22.2 WATCHDOG Macro Definition Documentation.....	267
17.22.2.1 SYS_WATCHDOG_REFRESH.....	267
17.22.2.2 SYS_WATCHDOG_SOFTWAREREFRESH.....	267

## Montana Firmware Reference

17.22.2.3	SYS_WATCHDOG_CHIPREFRESH.....	268
18.	Flash Library Reference.....	269
18.1	Summary.....	269
18.2	Detailed Description.....	270
18.3	Flash Library Reference Variable Documentation.....	270
18.3.1	FlashLib_Version.....	270
18.4	Flash Library Reference Enumeration Type Documentation.....	270
18.4.1	FlashStatus_t.....	270
18.4.2	FlashClockFrequency_t.....	272
18.5	Flash Library Reference Macro Definition Documentation.....	273
18.5.1	FLASH_FW_VER_MAJOR.....	273
18.5.2	FLASH_FW_VER_MINOR.....	273
18.5.3	FLASH_FW_VER_REVISION.....	274
18.5.4	FLASH_FW_VER.....	274
18.5.5	FLASH0.....	274
18.5.6	CODE_ROW_LEN_WORDS.....	274
18.5.7	CODE_SECTOR_LEN_WORDS.....	275
18.5.8	CODE_UNLOCK_REGION_LEN_BYTES.....	275
18.5.9	CODE_UNLOCK_REGION_NUM.....	275
18.5.10	DATA_ROW_LEN_WORDS.....	275
18.5.11	DATA_SECTOR_LEN_WORDS.....	275
18.5.12	DATA_UNLOCK_REGION_LEN_BYTES.....	276
18.5.13	DATA_UNLOCK_REGION_NUM.....	276
18.5.14	NVR_ROW_LEN_WORDS.....	276
18.5.15	NVR_SECTOR_LEN_WORDS.....	276
18.5.16	NVR_UNLOCK_REGION_LEN_BYTES.....	276

## Montana Firmware Reference

18.5.17	FLASH_INSTANCE_NUM.....	277
18.5.18	FLASH_0_DESCR_NUM.....	277
18.5.19	FLASH_1_DESCR_NUM.....	277
18.6	Flash Library Reference Function Documentation.....	277
18.6.1	Flash_Initialize.....	277
18.6.2	Flash_WriteWord.....	278
18.6.3	Flash_WriteBuffer.....	279
18.6.4	Flash_WriteDouble.....	281
18.6.5	Flash_ReadWord.....	282
18.6.6	Flash_ReadBuffer.....	283
18.6.7	Flash_ReadDouble.....	284
18.6.8	Flash_EraseFlashBank.....	285
18.6.9	Flash_EraseChip.....	286
18.6.10	Flash_EraseSector.....	287
18.6.11	Flash_BlankCheck.....	288
19.	Supplemental Calibration Library Reference.....	289
19.1	Summary.....	289
19.2	Supplemental Calibration Library Reference Variable Documentation.....	291
19.2.1	CalibrateLib_Version.....	291
19.3	Supplemental Calibration Library Reference Data Structures Type Documentation.....	291
19.3.1	CalClock_Type.....	291
19.3.2	CalPower_Type.....	291
19.4	Supplemental Calibration Library Reference Enumeration Type Documentation.....	292
19.4.1	clock_check.....	292
19.5	Supplemental Calibration Library Reference Macro Definition Documentation.....	292
19.5.1	CALIBRATE_FW_VER_MAJOR.....	292

## Montana Firmware Reference

19.5.2	CALIBRATE_FW_VER_MINOR.....	293
19.5.3	CALIBRATE_FW_VER_REVISION.....	293
19.5.4	CALIBRATE_FW_VER.....	293
19.5.5	ERRNO_POWER_CAL_MARKER.....	293
19.5.6	ERRNO_VBG_CAL_ERROR.....	293
19.5.7	ERRNO_VDDRF_CAL_ERROR.....	294
19.5.8	ERRNO_VDDPA_CAL_ERROR.....	294
19.5.9	ERRNO_DCDC_CAL_ERROR.....	294
19.5.10	ERRNO_VDDC_CAL_ERROR.....	294
19.5.11	ERRNO_VDDM_CAL_ERROR.....	295
19.5.12	ERRNO_VDDIF_CAL_ERROR.....	295
19.5.13	ERRNO_VDDFLASH_CAL_ERROR.....	295
19.5.14	ERRNO_STORAGE_CAL_ERROR.....	295
19.5.15	ERRNO_CLK_CAL_MARKER.....	295
19.5.16	ERRNO_RCOSC_CAL_ERROR.....	296
19.5.17	ERRNO_START_OSC_CAL_ERROR.....	296
19.5.18	ERRNO_INVALID_MIN_MAX_ERROR.....	296
19.5.19	TRIMMING_STEP.....	296
19.5.20	ASYNC_CLK_PERIODS.....	296
19.5.21	CAL_32K_RCOSC.....	297
19.5.22	CAL_START_OSC.....	297
19.5.23	CAL_RC32OSC_DEFAULT.....	297
19.5.24	MHZ_TO_HZ.....	297
19.5.25	TEN_MS_QUOTIENT.....	297
19.5.26	NON_MONOTONIC_POINTS.....	298
19.5.27	MONOTONIC_POINTS.....	298

## Montana Firmware Reference

19.5.28	NON_MONOTONIC_CODE32.....	298
19.5.29	NON_MONOTONIC_CODE48.....	298
19.5.30	MIN_RCCLK_24.....	299
19.5.31	MAX_RCCLK_24.....	299
19.5.32	RFCLK_FREQ.....	299
19.5.33	XTAL48_ERROR_LIMIT_MIN.....	299
19.5.34	XTAL48_ERROR_LIMIT_MAX.....	299
19.5.35	STANDBYCLK_FREQ.....	300
19.5.36	XTAL32_ERROR_LIMIT_MIN.....	300
19.5.37	XTAL32_ERROR_LIMIT_MAX.....	300
19.5.38	CONVERT_MHZ_TO_CYCLES.....	300
19.5.39	LSAD_STABILIZED_RANGE.....	301
19.5.40	LSAD_MEASUREMENT_ERROR.....	301
19.5.41	LSAD_IF_MEASUREMENT_ERROR.....	301
19.5.42	LSAD_NUM_CHANNELS.....	302
19.5.43	VDDCM_TARGET_OFFSET.....	302
19.5.44	BG_VTRIM_0P820V_BYTE.....	302
19.5.45	VDDM_TRIM_0P95V_BYTE.....	302
19.5.46	VDDFLASH_TRIM_1P500V_BYTE.....	303
19.5.47	VDDFLASH_TRIM_1P850V_BYTE.....	303
19.5.48	V_TO_MV.....	303
19.5.49	V_TO_MV_F.....	303
19.5.50	CONVERT.....	303
19.5.51	SWAP.....	304
19.6	Supplemental Calibration Library Reference Function Documentation.....	305
19.6.1	Calibrate_Clock_Initialize.....	305

## Montana Firmware Reference

19.6.2	Calibrate_Clock_32K_RCOSC.....	305
19.6.3	Calibrate_Clock_Start_OSC.....	306
19.6.4	Calibrate_Clock_CheckXTAL.....	307
19.6.5	Calibrate_Power_Initialize.....	308
19.6.6	Calibrate_Power_VDDRF.....	308
19.6.7	Calibrate_Power_VDDIF.....	310
19.6.8	Calibrate_Power_VDDFLASH.....	311
19.6.9	Calibrate_Power_VDDPA.....	312
19.6.10	Calibrate_Power_DCDC.....	313
19.6.11	Calibrate_Power_VDDC.....	314
19.6.12	Calibrate_Power_VDDM.....	315
20.	CMSIS Drivers Reference.....	317
20.1	Summary.....	317
20.2	CMSIS Drivers Reference Typedef Documentation.....	317
20.2.1	ARM_DRIVER_VERSION.....	317
20.2.2	ARM_POWER_STATE.....	318
20.3	CMSIS Drivers Reference Data Structures Type Documentation.....	318
20.3.1	_ARM_DRIVER_VERSION.....	318
20.4	CMSIS Drivers Reference Enumeration Type Documentation.....	318
20.4.1	_ARM_POWER_STATE.....	318
20.5	CMSIS Drivers Reference Macro Definition Documentation.....	319
20.5.1	ARM_DRIVER_VERSION_MAJOR_MINOR.....	319
20.5.2	ARM_DRIVER_OK.....	319
20.5.3	ARM_DRIVER_ERROR.....	319
20.5.4	ARM_DRIVER_ERROR_BUSY.....	320
20.5.5	ARM_DRIVER_ERROR_TIMEOUT.....	320

## Montana Firmware Reference

20.5.6	ARM_DRIVER_ERROR_UNSUPPORTED.....	320
20.5.7	ARM_DRIVER_ERROR_PARAMETER.....	320
20.5.8	ARM_DRIVER_ERROR_SPECIFIC.....	321
20.6	CMSIS DMA Driver.....	321
20.6.1	Summary.....	321
20.6.2	CMSIS DMA Driver Typedef Documentation.....	322
20.6.2.1	DMA_SEL_t.....	322
20.6.2.2	DMA_TRG_t.....	323
20.6.2.3	DMA_SRC_STEP_t.....	323
20.6.2.4	DMA_DST_STEP_t.....	323
20.6.2.5	DMA_SRC_DST_TRANS LENGHT_SEL_t.....	323
20.6.2.6	DMA_DATA_MODE_t.....	323
20.6.2.7	DMA_BYTE_ORDER_t.....	324
20.6.2.8	DMA_WORD_SIZE_t.....	324
20.6.2.9	DMA_CH_PRI_t.....	324
20.6.2.10	ADC_EVENT_SRC_t.....	324
20.6.2.11	DMA_SignalEvent_t.....	324
20.6.2.12	DMA_CFG_t.....	325
20.6.2.13	DMA_ADDR_CFG_t.....	325
20.6.2.14	DMA_PRI_CFG_t.....	325
20.6.2.15	DMA_STATUS_t.....	325
20.6.2.16	DRIVER_DMA_t.....	325
20.6.3	CMSIS DMA Driver Data Structures Type Documentation.....	326
20.6.3.1	_DMA_CFG_t.....	326
20.6.3.2	_DMA_ADDR_CFG_t.....	326
20.6.3.3	_DMA_PRI_CFG_t.....	327

## Montana Firmware Reference

20.6.3.4	_DMA_STATUS_t.....	327
20.6.3.5	_DRIVER_DMA_t.....	328
20.6.4	CMSIS DMA Driver Enumeration Type Documentation.....	329
20.6.4.1	_DMA_SEL_t.....	329
20.6.4.2	_DMA_TRG_t.....	330
20.6.4.3	_DMA_SRC_STEP_t.....	331
20.6.4.4	_DMA_DST_STEP_t.....	334
20.6.4.5	_DMA_SRC_DST_TRANS_LENIGHT_SEL_t.....	336
20.6.4.6	_DMA_DATA_MODE_t.....	337
20.6.4.7	_DMA_BYTE_ORDER_t.....	338
20.6.4.8	_DMA_WORD_SIZE_t.....	338
20.6.4.9	_DMA_CH_PRI_t.....	342
20.6.4.10	_ADC_EVENT_SRC_t.....	343
20.6.5	CMSIS DMA Driver Macro Definition Documentation.....	344
20.6.5.1	ARM_DMA_API_VERSION.....	344
20.6.5.2	DMA_ERROR_UNCONFIGURED.....	344
20.6.6	CMSIS DMA Driver Function Documentation.....	344
20.6.6.1	DMA_GetVersion.....	344
20.6.6.2	DMA_Initialize.....	345
20.6.6.3	DMA_Configure.....	345
20.6.6.4	DMA_ConfigureWord.....	346
20.6.6.5	DMA_ConfigureAddr.....	346
20.6.6.6	DMA_SetInterruptPriority.....	347
20.6.6.7	DMA_CreateConfigWord.....	347
20.6.6.8	DMA_SetConfigWord.....	348
20.6.6.9	DMA_Start.....	348



## Montana Firmware Reference

20.6.6.10 DMA_Stop.....	349
20.6.6.11 DMA_GetCounterValue.....	349
20.6.6.12 DMA_GetStatus.....	350
20.6.6.13 DMA_SignalEvent.....	350
20.7 CMSIS GPIO Driver.....	351
20.7.1 Summary.....	351
20.7.2 CMSIS GPIO Driver Typedef Documentation.....	353
20.7.2.1 GPIO_SEL_t.....	353
20.7.2.2 GPIO_INT_SEL_t.....	353
20.7.2.3 GPIO_DRIVE_t.....	353
20.7.2.4 GPIO_LPF_t.....	353
20.7.2.5 GPIO_PULL_t.....	354
20.7.2.6 GPIO_MODE_t.....	354
20.7.2.7 GPIO_FUNC_REGISTERS_t.....	354
20.7.2.8 GPIO_EN_DIS_t.....	354
20.7.2.9 GPIO_DIR_t.....	354
20.7.2.10 GPIO_EVENT_t.....	355
20.7.2.11 GPIO_DBC_CLK_t.....	355
20.7.2.12 GPIO_DRIVE_STRENGTHS_t.....	355
20.7.2.13 GPIO_SignalEvent_t.....	355
20.7.2.14 GPIO_DBF_CFG_t.....	355
20.7.2.15 GPIO_PRI_CFG_t.....	356
20.7.2.16 GPIO_CFG_t.....	356
20.7.2.17 GPIO_PAD_CFG_t.....	356
20.7.2.18 GPIO_INT_CFG_t.....	356
20.7.2.19 GPIO_EXTCLK_CFG_t.....	356

## Montana Firmware Reference

20.7.2.20	GPIO_JTAG_SW_CFG_t.....	357
20.7.2.21	DRIVER_GPIO_t.....	357
20.7.3	CMSIS GPIO Driver Data Structures Type Documentation.....	357
20.7.3.1	_GPIO_DBF_CFG_t.....	357
20.7.3.2	_GPIO_PRI_CFG_t.....	358
20.7.3.3	_GPIO_CFG_t.....	358
20.7.3.4	_GPIO_PAD_CFG_t.....	358
20.7.3.5	_GPIO_INT_CFG_t.....	359
20.7.3.6	_GPIO_EXTCLK_CFG_t.....	359
20.7.3.7	_GPIO_JTAG_SW_CFG_t.....	360
20.7.3.8	_DRIVER_GPIO_t.....	360
20.7.4	CMSIS GPIO Driver Enumeration Type Documentation.....	361
20.7.4.1	_GPIO_SEL_t.....	362
20.7.4.2	_GPIO_INT_SEL_t.....	364
20.7.4.3	_GPIO_DRIVE_t.....	364
20.7.4.4	_GPIO_LPF_t.....	365
20.7.4.5	_GPIO_PULL_t.....	366
20.7.4.6	_GPIO_MODE_t.....	366
20.7.4.7	_GPIO_FUNC_REGISTERS_t.....	371
20.7.4.8	_GPIO_EN_DIS_t.....	373
20.7.4.9	_GPIO_DIR_t.....	374
20.7.4.10	_GPIO_EVENT_t.....	374
20.7.4.11	_GPIO_DBC_CLK_t.....	375
20.7.4.12	_GPIO_DRIVE_STRENGTHS_t.....	376
20.7.5	CMSIS GPIO Driver Macro Definition Documentation.....	376
20.7.5.1	ARM_GPIO_API_VERSION.....	376

## Montana Firmware Reference

20.7.5.2	GPIO_EVENT_0_IRQ.....	376
20.7.5.3	GPIO_EVENT_1_IRQ.....	377
20.7.5.4	GPIO_EVENT_2_IRQ.....	377
20.7.5.5	GPIO_EVENT_3_IRQ.....	377
20.7.6	CMSIS GPIO Driver Function Documentation.....	377
20.7.6.1	GPIO_GetVersion.....	377
20.7.6.2	GPIO_Initialize.....	378
20.7.6.3	GPIO_Configure.....	378
20.7.6.4	GPIO_ConfigurePad.....	379
20.7.6.5	GPIO_ConfigureInterrupt.....	379
20.7.6.6	GPIO_SetInterruptPriority.....	380
20.7.6.7	GPIO_ConfigureJTAG.....	380
20.7.6.8	GPIO_SetDir.....	381
20.7.6.9	GPIO_SetHigh.....	381
20.7.6.10	GPIO_ToggleValue.....	382
20.7.6.11	GPIO_SetLow.....	382
20.7.6.12	GPIO_ReadValue.....	383
20.7.6.13	GPIO_ResetAltFuncRegister.....	383
20.7.6.14	GPIO_SignalEvent.....	384
20.8	CMSIS I2C Driver.....	384
20.8.1	Summary.....	384
20.8.2	CMSIS I2C Driver Typedef Documentation.....	386
20.8.2.1	ARM_I2C_STATUS.....	386
20.8.2.2	ARM_I2C_SignalEvent_t.....	386
20.8.2.3	ARM_I2C_CAPABILITIES.....	386
20.8.2.4	ARM_DRIVER_I2C.....	386

## Montana Firmware Reference

20.8.3 CMSIS I2C Driver Data Structures Type Documentation .....	387
20.8.3.1 _ARM_I2C_STATUS.....	387
20.8.3.2 _ARM_I2C_CAPABILITIES.....	387
20.8.3.3 _ARM_DRIVER_I2C.....	388
20.8.4 CMSIS I2C Driver Macro Definition Documentation .....	389
20.8.4.1 ARM_I2C_API_VERSION.....	389
20.8.4.2 ARM_I2C_OWN_ADDRESS.....	389
20.8.4.3 ARM_I2C_BUS_SPEED.....	389
20.8.4.4 ARM_I2C_BUS_CLEAR.....	389
20.8.4.5 ARM_I2C_ABORT_TRANSFER.....	389
20.8.4.6 ARM_I2C_BUS_SPEED_STANDARD.....	390
20.8.4.7 ARM_I2C_BUS_SPEED_FAST.....	390
20.8.4.8 ARM_I2C_BUS_SPEED_FAST_PLUS.....	390
20.8.4.9 ARM_I2C_BUS_SPEED_HIGH.....	390
20.8.4.10 ARM_I2C_ADDRESS_10BIT.....	390
20.8.4.11 ARM_I2C_ADDRESS_GC.....	391
20.8.4.12 ARM_I2C_EVENT_TRANSFER_DONE.....	391
20.8.4.13 ARM_I2C_EVENT_TRANSFER_INCOMPLETE.....	391
20.8.4.14 ARM_I2C_EVENT_SLAVE_TRANSMIT.....	391
20.8.4.15 ARM_I2C_EVENT_SLAVE_RECEIVE.....	392
20.8.4.16 ARM_I2C_EVENT_ADDRESS_NACK.....	392
20.8.4.17 ARM_I2C_EVENT_GENERAL_CALL.....	392
20.8.4.18 ARM_I2C_EVENT_ARBITRATION_LOST.....	392
20.8.4.19 ARM_I2C_EVENT_BUS_ERROR.....	392
20.8.4.20 ARM_I2C_EVENT_BUS_CLEAR.....	393
20.8.5 CMSIS I2C Driver Function Documentation .....	393

## Montana Firmware Reference

20.8.5.1	ARM_I2C_GetVersion.....	393
20.8.5.2	ARM_I2C_GetCapabilities.....	393
20.8.5.3	ARM_I2C_Initialize.....	394
20.8.5.4	ARM_I2C_Uninitialize.....	394
20.8.5.5	ARM_I2C_PowerControl.....	394
20.8.5.6	ARM_I2C_MasterTransmit.....	395
20.8.5.7	ARM_I2C_MasterReceive.....	396
20.8.5.8	ARM_I2C_SlaveTransmit.....	396
20.8.5.9	ARM_I2C_SlaveReceive.....	397
20.8.5.10	ARM_I2C_GetDataCount.....	397
20.8.5.11	ARM_I2C_Control.....	398
20.8.5.12	ARM_I2C_GetStatus.....	398
20.8.5.13	ARM_I2C_SignalEvent.....	398
20.9	CMSIS SPI Driver.....	399
20.9.1	Summary.....	399
20.9.2	CMSIS SPI Driver Typedef Documentation.....	401
20.9.2.1	ARM_SPI_STATUS.....	401
20.9.2.2	ARM_SPI_SignalEvent_t.....	401
20.9.2.3	ARM_SPI_CAPABILITIES.....	401
20.9.2.4	ARM_DRIVER_SPI.....	402
20.9.3	CMSIS SPI Driver Data Structures Type Documentation.....	402
20.9.3.1	_ARM_SPI_STATUS.....	402
20.9.3.2	_ARM_SPI_CAPABILITIES.....	402
20.9.3.3	_ARM_DRIVER_SPI.....	403
20.9.4	CMSIS SPI Driver Macro Definition Documentation.....	404
20.9.4.1	ARM_SPI_API_VERSION.....	404

## Montana Firmware Reference

20.9.4.2	ARM_SPI_CONTROL_Pos.....	404
20.9.4.3	ARM_SPI_CONTROL_Msk.....	404
20.9.4.4	ARM_SPI_MODE_INACTIVE.....	404
20.9.4.5	ARM_SPI_MODE_MASTER.....	405
20.9.4.6	ARM_SPI_MODE_SLAVE.....	405
20.9.4.7	ARM_SPI_MODE_MASTER_SIMPLEX.....	405
20.9.4.8	ARM_SPI_MODE_SLAVE_SIMPLEX.....	405
20.9.4.9	ARM_SPI_FRAME_FORMAT_Pos.....	405
20.9.4.10	ARM_SPI_FRAME_FORMAT_Msk.....	406
20.9.4.11	ARM_SPI_CPOL0_CPHA0.....	406
20.9.4.12	ARM_SPI_CPOL0_CPHA1.....	406
20.9.4.13	ARM_SPI_CPOL1_CPHA0.....	406
20.9.4.14	ARM_SPI_CPOL1_CPHA1.....	406
20.9.4.15	ARM_SPI_TI_SSI.....	407
20.9.4.16	ARM_SPI_MICROWIRE.....	407
20.9.4.17	ARM_SPI_DATA_BITS_Pos.....	407
20.9.4.18	ARM_SPI_DATA_BITS_Msk.....	407
20.9.4.19	ARM_SPI_DATA_BITS.....	408
20.9.4.20	ARM_SPI_BIT_ORDER_Pos.....	408
20.9.4.21	ARM_SPI_BIT_ORDER_Msk.....	408
20.9.4.22	ARM_SPI_MSB_LSB.....	408
20.9.4.23	ARM_SPI_LSB_MSB.....	408
20.9.4.24	ARM_SPI_SS_MASTER_MODE_Pos.....	409
20.9.4.25	ARM_SPI_SS_MASTER_MODE_Msk.....	409
20.9.4.26	ARM_SPI_SS_MASTER_UNUSED.....	409
20.9.4.27	ARM_SPI_SS_MASTER_SW.....	409

## Montana Firmware Reference

20.9.4.28	ARM_SPI_SS_MASTER_HW_OUTPUT.....	409
20.9.4.29	ARM_SPI_SS_MASTER_HW_INPUT.....	410
20.9.4.30	ARM_SPI_SS_SLAVE_MODE_Pos.....	410
20.9.4.31	ARM_SPI_SS_SLAVE_MODE_Msk.....	410
20.9.4.32	ARM_SPI_SS_SLAVE_HW.....	410
20.9.4.33	ARM_SPI_SS_SLAVE_SW.....	410
20.9.4.34	ARM_SPI_SET_BUS_SPEED.....	411
20.9.4.35	ARM_SPI_GET_BUS_SPEED.....	411
20.9.4.36	ARM_SPI_SET_DEFAULT_TX_VALUE.....	411
20.9.4.37	ARM_SPI_CONTROL_SS.....	411
20.9.4.38	ARM_SPI_ABORT_TRANSFER.....	411
20.9.4.39	ARM_SPI_SS_INACTIVE.....	412
20.9.4.40	ARM_SPI_SS_ACTIVE.....	412
20.9.4.41	ARM_SPI_ERROR_MODE.....	412
20.9.4.42	ARM_SPI_ERROR_FRAME_FORMAT.....	412
20.9.4.43	ARM_SPI_ERROR_DATA_BITS.....	412
20.9.4.44	ARM_SPI_ERROR_BIT_ORDER.....	413
20.9.4.45	ARM_SPI_ERROR_SS_MODE.....	413
20.9.4.46	ARM_SPI_EVENT_TRANSFER_COMPLETE.....	413
20.9.4.47	ARM_SPI_EVENT_DATA_LOST.....	413
20.9.4.48	ARM_SPI_EVENT_MODE_FAULT.....	414
20.9.5	CMSIS SPI Driver Function Documentation.....	414
20.9.5.1	ARM_SPI_GetVersion.....	414
20.9.5.2	ARM_SPI_GetCapabilities.....	414
20.9.5.3	ARM_SPI_Initialize.....	415
20.9.5.4	ARM_SPI_Uninitialize.....	415

## Montana Firmware Reference

20.9.5.5	ARM_SPI_PowerControl.....	415
20.9.5.6	ARM_SPI_Send.....	416
20.9.5.7	ARM_SPI_Receive.....	416
20.9.5.8	ARM_SPI_Transfer.....	417
20.9.5.9	ARM_SPI_GetDataCount.....	418
20.9.5.10	ARM_SPI_Control.....	418
20.9.5.11	ARM_SPI_GetStatus.....	418
20.9.5.12	ARM_SPI_SignalEvent.....	419
20.10	CMSIS Timer Driver.....	419
20.10.1	Summary.....	419
20.10.2	CMSIS Timer Driver Typedef Documentation.....	421
20.10.2.1	TIMER_SEL_t.....	421
20.10.2.2	TIMER_MODE_t.....	421
20.10.2.3	TIMER_CLKSRC_t.....	421
20.10.2.4	TIMER_PRESCALE_t.....	421
20.10.2.5	TIMER_MULTI_COUNT_t.....	422
20.10.2.6	TIMER_GPIO_STATUS_t.....	422
20.10.2.7	TIMER_GPIO_INT_MODE_t.....	422
20.10.2.8	TIMER_GPIO_t.....	422
20.10.2.9	TIMER_SYSTICK_CLKSRC_t.....	422
20.10.2.10	ADC_EVENT_t.....	423
20.10.2.11	TIMER_SignalEvent_t.....	423
20.10.2.12	TIMER_t.....	423
20.10.2.13	SYSTICK_t.....	423
20.10.2.14	TIMER_CFG_t.....	423
20.10.2.15	TIMER_PRI_CFG_t.....	424



## Montana Firmware Reference

20.10.2.16 DRIVER_TIMER_t .....	424
20.10.3 CMSIS Timer Driver Data Structures Type Documentation .....	424
20.10.3.1 _TIMER_t .....	424
20.10.3.2 _SYSTICK_t .....	425
20.10.3.3 _TIMER_PRI_CFG_t .....	425
20.10.3.4 _DRIVER_TIMER_t .....	426
20.10.4 CMSIS Timer Driver Enumeration Type Documentation .....	427
20.10.4.1 _TIMER_SEL_t .....	427
20.10.4.2 _TIMER_MODE_t .....	428
20.10.4.3 _TIMER_CLKSRC_t .....	429
20.10.4.4 _TIMER_PRESCALE_t .....	429
20.10.4.5 _TIMER_MULTI_COUNT_t .....	431
20.10.4.6 _TIMER_GPIO_STATUS_t .....	432
20.10.4.7 _TIMER_GPIO_INT_MODE_t .....	433
20.10.4.8 _TIMER_GPIO_t .....	433
20.10.4.9 _TIMER_SYSTICK_CLKSRC_t .....	434
20.10.4.10 _ADC_EVENT_t .....	435
20.10.5 CMSIS Timer Driver Macro Definition Documentation .....	436
20.10.5.1 ARM_TIMER_API_VERSION .....	436
20.10.5.2 TIMER_ERROR_UNCONFIGURED .....	436
20.10.6 CMSIS Timer Driver Function Documentation .....	436
20.10.6.1 TIMER_GetVersion .....	436
20.10.6.2 TIMER_Initialize .....	437
20.10.6.3 TIMER_Configure .....	437
20.10.6.4 TIMER_SetInterruptPriority .....	438
20.10.6.5 TIMER_Start .....	438

## Montana Firmware Reference

20.10.6.6	TIMER_Stop.....	439
20.10.6.7	TIMER_SetValue.....	439
20.10.6.8	TIMER_GetValue.....	440
20.10.6.9	TIMER_GetValueCapture.....	440
20.10.6.10	TIMER_GetSysTickState.....	441
20.10.6.11	TIMER_SignalEvent.....	441
20.10.6.12	TIMER_SetGPIOInterrupt.....	442
20.11	CMSIS USART Driver.....	442
20.11.1	Summary.....	442
20.11.2	CMSIS USART Driver Typedef Documentation.....	445
20.11.2.1	ARM_USART_STATUS.....	445
20.11.2.2	ARM_USART_MODEM_CONTROL.....	445
20.11.2.3	ARM_USART_MODEM_STATUS.....	446
20.11.2.4	ARM_USART_SignalEvent_t.....	446
20.11.2.5	ARM_USART_CAPABILITIES.....	446
20.11.2.6	ARM_DRIVER_USART.....	446
20.11.3	CMSIS USART Driver Data Structures Type Documentation.....	446
20.11.3.1	_ARM_USART_STATUS.....	446
20.11.3.2	_ARM_USART_MODEM_STATUS.....	447
20.11.3.3	_ARM_USART_CAPABILITIES.....	448
20.11.3.4	_ARM_DRIVER_USART.....	449
20.11.4	CMSIS USART Driver Enumeration Type Documentation.....	450
20.11.4.1	_ARM_USART_MODEM_CONTROL.....	450
20.11.5	CMSIS USART Driver Macro Definition Documentation.....	451
20.11.5.1	ARM_USART_API_VERSION.....	451
20.11.5.2	ARM_USART_CONTROL_Pos.....	451

## Montana Firmware Reference

20.11.5.3	ARM_USART_CONTROL_Msk.....	451
20.11.5.4	ARM_USART_MODE_ASYNCHRONOUS.....	451
20.11.5.5	ARM_USART_MODE_SYNCHRONOUS_MASTER.....	451
20.11.5.6	ARM_USART_MODE_SYNCHRONOUS_SLAVE.....	452
20.11.5.7	ARM_USART_MODE_SINGLE_WIRE.....	452
20.11.5.8	ARM_USART_MODE_IRDA.....	452
20.11.5.9	ARM_USART_MODE_SMART_CARD.....	452
20.11.5.10	ARM_USART_DATA_BITS_Pos.....	452
20.11.5.11	ARM_USART_DATA_BITS_Msk.....	453
20.11.5.12	ARM_USART_DATA_BITS_5.....	453
20.11.5.13	ARM_USART_DATA_BITS_6.....	453
20.11.5.14	ARM_USART_DATA_BITS_7.....	453
20.11.5.15	ARM_USART_DATA_BITS_8.....	454
20.11.5.16	ARM_USART_DATA_BITS_9.....	454
20.11.5.17	ARM_USART_PARITY_Pos.....	454
20.11.5.18	ARM_USART_PARITY_Msk.....	454
20.11.5.19	ARM_USART_PARITY_NONE.....	454
20.11.5.20	ARM_USART_PARITY_EVEN.....	455
20.11.5.21	ARM_USART_PARITY_ODD.....	455
20.11.5.22	ARM_USART_STOP_BITS_Pos.....	455
20.11.5.23	ARM_USART_STOP_BITS_Msk.....	455
20.11.5.24	ARM_USART_STOP_BITS_1.....	455
20.11.5.25	ARM_USART_STOP_BITS_2.....	456
20.11.5.26	ARM_USART_STOP_BITS_1_5.....	456
20.11.5.27	ARM_USART_STOP_BITS_0_5.....	456
20.11.5.28	ARM_USART_FLOW_CONTROL_Pos.....	456

## Montana Firmware Reference

20.11.5.29	ARM_USART_FLOW_CONTROL_Msk.....	456
20.11.5.30	ARM_USART_FLOW_CONTROL_NONE.....	457
20.11.5.31	ARM_USART_FLOW_CONTROL_RTS.....	457
20.11.5.32	ARM_USART_FLOW_CONTROL_CTS.....	457
20.11.5.33	ARM_USART_FLOW_CONTROL_RTS_CTS.....	457
20.11.5.34	ARM_USART_CPOL_Pos.....	457
20.11.5.35	ARM_USART_CPOL_Msk.....	458
20.11.5.36	ARM_USART_CPOL0.....	458
20.11.5.37	ARM_USART_CPOL1.....	458
20.11.5.38	ARM_USART_CPHA_Pos.....	458
20.11.5.39	ARM_USART_CPHA_Msk.....	458
20.11.5.40	ARM_USART_CPHA0.....	459
20.11.5.41	ARM_USART_CPHA1.....	459
20.11.5.42	ARM_USART_SET_DEFAULT_TX_VALUE.....	459
20.11.5.43	ARM_USART_SET_IRDA_PULSE.....	459
20.11.5.44	ARM_USART_SET_SMART_CARD_GUARD_TIME.....	460
20.11.5.45	ARM_USART_SET_SMART_CARD_CLOCK.....	460
20.11.5.46	ARM_USART_CONTROL_SMART_CARD_NACK.....	460
20.11.5.47	ARM_USART_CONTROL_TX.....	460
20.11.5.48	ARM_USART_CONTROL_RX.....	460
20.11.5.49	ARM_USART_CONTROL_BREAK.....	461
20.11.5.50	ARM_USART_ABORT_SEND.....	461
20.11.5.51	ARM_USART_ABORT_RECEIVE.....	461
20.11.5.52	ARM_USART_ABORT_TRANSFER.....	461
20.11.5.53	ARM_USART_ERROR_MODE.....	461
20.11.5.54	ARM_USART_ERROR_BAUDRATE.....	462

## Montana Firmware Reference

20.11.5.55	ARM_USART_ERROR_DATA_BITS.....	462
20.11.5.56	ARM_USART_ERROR_PARITY.....	462
20.11.5.57	ARM_USART_ERROR_STOP_BITS.....	462
20.11.5.58	ARM_USART_ERROR_FLOW_CONTROL.....	462
20.11.5.59	ARM_USART_ERROR_CPOL.....	463
20.11.5.60	ARM_USART_ERROR_CPHA.....	463
20.11.5.61	ARM_USART_EVENT_SEND_COMPLETE.....	463
20.11.5.62	ARM_USART_EVENT_RECEIVE_COMPLETE.....	463
20.11.5.63	ARM_USART_EVENT_TRANSFER_COMPLETE.....	464
20.11.5.64	ARM_USART_EVENT_TX_COMPLETE.....	464
20.11.5.65	ARM_USART_EVENT_TX_UNDERFLOW.....	464
20.11.5.66	ARM_USART_EVENT_RX_OVERFLOW.....	464
20.11.5.67	ARM_USART_EVENT_RX_TIMEOUT.....	464
20.11.5.68	ARM_USART_EVENT_RX_BREAK.....	465
20.11.5.69	ARM_USART_EVENT_RX_FRAMING_ERROR.....	465
20.11.5.70	ARM_USART_EVENT_RX_PARITY_ERROR.....	465
20.11.5.71	ARM_USART_EVENT_CTS.....	465
20.11.5.72	ARM_USART_EVENT_DSR.....	465
20.11.5.73	ARM_USART_EVENT_DCD.....	466
20.11.5.74	ARM_USART_EVENT_RI.....	466
20.11.6	CMSIS USART Driver Function Documentation.....	466
20.11.6.1	ARM_USART_GetVersion.....	466
20.11.6.2	ARM_USART_GetCapabilities.....	466
20.11.6.3	ARM_USART_Initialize.....	467
20.11.6.4	ARM_USART_Uninitialize.....	467
20.11.6.5	ARM_USART_PowerControl.....	468

## Montana Firmware Reference

20.11.6.6	ARM_USART_Send.....	468
20.11.6.7	ARM_USART_Receive.....	469
20.11.6.8	ARM_USART_Transfer.....	469
20.11.6.9	ARM_USART_GetTxCount.....	470
20.11.6.10	ARM_USART_GetRxCount.....	470
20.11.6.11	ARM_USART_Control.....	470
20.11.6.12	ARM_USART_GetStatus.....	471
20.11.6.13	ARM_USART_SetModemControl.....	471
20.11.6.14	ARM_USART_GetModemStatus.....	472
20.11.6.15	ARM_USART_SignalEvent.....	472
21.	swmTrace Reference.....	474
21.1	Summary.....	474
21.2	swmTrace Reference Macro Definition Documentation.....	474
21.2.1	swmLogVerbose.....	474
21.2.2	swmLogInfo.....	474
21.2.3	swmLogWarn.....	475
21.2.4	swmLogError.....	475
21.2.5	swmLogFatal.....	475
21.2.6	swmLogTestPass.....	475
21.2.7	swmLogTestFail.....	476
21.3	swmTrace Reference Function Documentation.....	476
21.3.1	swmTrace_init.....	476
21.3.2	swmTrace_txInProgress.....	477
21.3.3	swmTrace_printf.....	477
21.3.4	swmTrace_vprintf.....	477
21.3.5	swmTrace_getch.....	478

Montana Firmware Reference

21.3.6 swmLog .....	478
A. Glossary.....	480

# Introduction

## 1.1 PURPOSE

**IMPORTANT:** onsemi acknowledges that this document might contain the inappropriate terms “white list”, “master” and “slave”. We have a plan to work with other companies to identify an industry wide solution that can eradicate non-inclusive terminology but maintains the technical relationship of the original wording. Once new terminologies are agreed upon, future products will contain new terminology.

This group of topics describes the firmware included in the Montana System-on-Chip. It includes descriptions, function listings, and usage examples to help you understand the firmware and its parts.

The firmware described in this manual provides developers with a convenient software layer on which to build their applications. It is also responsible for system-level tasks such as booting the system and implementing portions of the security layer. The firmware consists of include files, macros, libraries, ROM code, and executables.

## 1.2 INTENDED AUDIENCE

This group of topics is intended for use by developers who are designing and implementing applications for the Montana System-on-Chip. Both novice and experienced developers can benefit. The descriptions and code examples can help novice users to learn the system, while experienced developers can go straight to the reference chapters that describe the available functions, macros, libraries and executables.

These topics assume that the reader has a basic understanding of:

- The architecture of the Montana chip
- The C programming language
- The fundamentals of the Arm<sup>®</sup> Thumb<sup>®</sup>-2 assembly language
- The integrated development environment and toolchains that form the development tools for the Montana SoC

## 1.3 CONVENTIONS

`monospace font`

Assembly code, macros, functions, defines and addresses.

*italics*

File and path names, or any portion of them.

**<angle brackets>**

Optional parameters and placeholders for specific information. To use an optional parameter or replace a placeholder, specify the information within the brackets; do not include the brackets themselves.

\*

Wild card placeholder; typically used to indicate a place where two or more numeric constants could be used.



## CHAPTER 2

# Firmware Overview

---

Montana is supported by a set of firmware components that provide:

- A thin layer of support between the hardware and the developer. This firmware allows developers to focus on application development, reducing the number of details they need to know about the underlying Montana hardware.
- A support layer for common complex run time operations frequently included in user applications
- Security and lifetime provisioning elements, which help support the security elements needed throughout a device's lifecycle
- Wireless protocol support functionality for Bluetooth® Low Energy applications
- Manufacturing and debug support elements

### 2.1 INTRODUCTION

The system firmware provides hardware definitions and a hardware abstraction layer for common operations. These definitions and abstraction layer are easier to use and understand than low-level C or assembly code. The firmware components supporting common run time, debug, and manufacturing elements simplify incorporation of the device into a system throughout the development cycle. In addition, the security and wireless protocol firmware elements provide more advanced functionality, which can form the basis for applications developed to take advantage of the hardware that the Montana SoC provides.

When multiple programmers are involved in development, using the firmware leads to increased consistency, which in turn leads to increased overall robustness and correctness of code.

In some cases, depending on the particulars of the application, the firmware implementation might not be optimal; however, even in these situations, the firmware serves as an example and an advanced starting point for custom-developed functions and macros.

All firmware components execute on the Arm Cortex®-M33 processor, and all of these components are CMSIS-compatible.

#### 2.1.1 Compliance Exceptions

The firmware provided for the Arm Cortex-M33 processor is generally compliant with the MISRA-C rules, as required by the CMSIS standard. The Montana firmware exceptions in compliance are the same compliance exceptions that are part of the CMSIS-Core standard.

The Montana firmware and CMSIS-Core violate the following MISRA-C rules:

- Required Rule 8.5, object/function definition in header file. Violated because function definitions in header files are used to allow inlining of functions.
- Required Rule 18.4, declaration of union type or object of union type: {...}. Violated because unions are used for effective representation of core registers.
- Advisory Rule 19.7, function-like macro defined. Violated because function-like macros are used to allow for more efficient code.

### 2.2 FIRMWARE COMPONENTS

The firmware files consist of include files (denoted with `.h` extensions) and precompiled library binaries (denoted with `.a` extensions). Some precompiled libraries are also provided in source code format. Descriptions of the firmware components, and detailed API references, are provided in the remainder of this group of topics.

Applications that use the libraries provided must:

## Montana Firmware Reference

1. Include the associated firmware include file.
2. Link against any dependencies of the desired library.
3. Link against a version of the desired library.

The Arm CryptoCell™-312 libraries are available in the following formats:

- Debug
- Release

The event kernel support firmware and the Bluetooth Low Energy protocol stack are available as a library.

### 2.3 FIRMWARE NAMING CONVENTIONS

For clarity and ease of use, many firmware components follow several naming conventions for library functions and macros. These conventions are compatible with the CMSIS naming requirements.

- Macros (defined using a `#define` statement) use all capitals in the macro name. These macro names include an all-capital prefix indicating the library or other firmware element they are supporting (e.g., `SYS_`). If the macro supports a specific target component, this prefix is followed by the name of the component it supports. The rest of the macro name indicates the intended functionality of the macro.
- Inline and standard firmware functions use camel-case function names (e.g., `CalcPhaseCnt`). All functions use a prefix to indicate which library provides the function (e.g., `Sys_`). The remainder of a function's name indicates the block it affects and the function's intended functionality.

Table 1 lists the prefixes for each of the firmware libraries that use prefixes.

**Table 1. Library Function Naming Convention**

Library	Macro Prefix	Function Prefix
Hardware Abstraction Layer, System Library	<code>SYS_</code>	<code>Sys_</code>
Flash Support Library	<code>FLASH_</code>	<code>Flash_</code>
Event Kernel	<code>KE_</code>	<code>Kernel_</code> , <code>ke_</code>
Supplemental Calibration Library	N/A	<code>Calibrate_</code>

Elements that follow other naming conventions include the following:

- The CMSIS library and drivers follow the CMSIS standard, which provides standard names for all CMSIS macros and functions.
- The Arm CryptoCell-312 libraries largely use an API defined by Arm for the Arm TrustZone® CryptoCell-312 IP.
- The Bluetooth Library uses naming and terminology from the Bluetooth Core Specification; for more information on the naming conventions for the Bluetooth Library, see the CEVA® documentation provided with your Montana install.
- The `swmTrace` library is a logging library that is paired with the Real-Time Transfer (RTT) viewer that is part of the onsemi IDE and uses the RTT interface defined by SEGGER®.

### 2.4 FIRMWARE RESOURCE USAGE

The firmware uses the Arm Cortex-M33 processor system stack. It expects that the Arm Cortex-M33 processor's stack pointer points to a valid stack that grows downward (i.e., decreasing memory addresses).

## Montana Firmware Reference

Other system memory used by the system are listed in the "Reserved Resources" table (Table 2).

**Table 2. Reserved Resources**

Reservation	Addresses	Notes
NVR0 to NVR3	0x00080000 to 0x000803FF	CryptoCell-312 support records and tables
NVR7	0x00080700 to 0x000807FF	Trim records; accessible using the <code>TRIM_Type</code> structure from <i>montana_map.h</i>
MNVR	0x00080800 to 0x000808FF	Manufacturing and manufacturing trim records; cannot be modified outside of manufacturing.
FLASH_RSVD	0x00158000 to 0x00158BFF	Arm CryptoCell-312 DEU transfer space
FLASH_BOND_RSVD	0x00158C00 to 0x001593FF	Recommended location for Bluetooth Low Energy bond information

Other system components (DMA channels, LSAD inputs, etc.) that are used by the firmware are noted in the documentation for the specific component.

## 2.5 VERSIONS

Version symbols are provided for each major firmware component. The version symbols can be used directly or indirectly to verify the version of the components being used to build an application. There are three types of version symbols available:

### *Define*

A preprocessor define or set of defines containing the version information.

### *Symbolic*

A compiled symbol contained within a binary library

### *Global Variable*

A global variable in memory containing the symbol

As an example, the available version information for the flash library firmware component is listed in the "Example Firmware Versions - Flash Library" table (Table 3).

**Table 3. Example Firmware Versions - Flash Library**

Type	Version Symbol	Description
Define	FLASH_FW_VER_MAJOR	Major component of the library version; updated for non-backward compatible changes
Define	FLASH_FW_VER_MINOR	Minor component of the library version; updated for backward compatible changes, reset if major version is incremented
Define	FLASH_FW_VER_REVISION	Revision for the library version; incremented for minor changes or bug-fixes that do not affect library use

## Montana Firmware Reference

Table 3. Example Firmware Versions - Flash Library (Continued)

Type	Version Symbol	Description
Define	FLASH_FW_VER	Combined library version (16 bits): <ul style="list-style-type: none"><li>• 15:12 major version</li><li>• 11:8 minor version</li><li>• 7:0 revision</li></ul>
Global Variable	FlashLib_Version	Constant variable assigned to hold the combined library version definition

## CHAPTER 3

### Hardware Definitions

---

Hardware definition files are integral to the system firmware. The hardware definitions apply a layer of data structures and address mappings to the underlying hardware, so that every control register, bit field in the system, memory, and interrupt vector is easily accessible from C and assembly code. This set of header files provides a system definition for the Montana SoC, including:

- Register and bit descriptions for registers accessible to the processor
- Memory maps for all of the memories and memory-mapped elements that are accessible to the processor
- Interrupt vector table descriptions for the processor
- Macros that support the Arm Cortex-M33 processor's basic core functionality

The format and configuration of all of these support files conform to CMSIS compatibility requirements wherever possible. As required by CMSIS, the hardware definitions are included by the top-level CMSIS include file (*montana.h*) alongside the other CMSIS requirements. For more information about CMSIS, and this top-level include file, see ["Introduction" on page 57](#).

If an application includes the top-level header file, and defines `MONTANA_CID` to match the chip identifier of the relevant Montana device, then all of the support macros and HAL functions that are available to support that processor development on the chip are made accessible to that application.

NOTE: All devices that share a chip identifier are guaranteed to be compatible with the same firmware.

#### 3.1 REGISTER AND REGISTER BIT-FIELD DEFINITIONS

Using the hardware definition files allows you to refer to system components by C structures, assembly code, and preprocessor symbols instead of by addresses and bit fields. This greatly improves the readability, reliability and maintainability of your application code. The use of hardware definitions in an application also means that some hardware changes, such as changes to addresses or bit field values, are transparent to your application code.

Hardware register descriptions for the Arm Cortex-M33 processor's private peripherals are provided by the CMSIS package from Arm. Hardware register descriptions for all other components, and bit settings that are appropriate for use with the hardware register descriptions for the private peripherals, are available in the following files:

- *montana\_hw.h*: This generic include file selects the desired underlying header file appropriate to your hardware by using the `MONTANA_CID` definition.
- *montana\_hw\_cid\*.h*: This include file is the header file that is appropriate for all devices that are compatible with the defined `MONTANA_CID` (i.e., devices sharing the same chip version and major revision).
- *montana\_hw\_flat\_cid\*.h*: An unstructured version of the *montana\_hw\_cid\*.h* header file, which includes all of the same definitions but no structure typedefs (useful for application elements written in assembly).

NOTE: For applications that are intended to operate in non-secure application modes, the *montana\_hw\_cid\*\_ns.h* headers are used, as long as `NON_SECURE` is defined by the preprocessor.

Hardware descriptions in the register include files provide definitions supporting the SoC components using the defines and C objects listed in the ["Hardware Register Components" table \(Table 4\)](#).

## Montana Firmware Reference

Table 4. Hardware Register Components

Item	Example	Description
Component Register Structure	GPIO_Type	Provides a list of all registers that support a specified component, and the read/write types for those registers
Component Register Instance	GPIO	Links the component register structure to the underlying hardware or sets of hardware
Bit-Field Positions	GPIO_CFG_DRIVE_Pos	Defines the base position for any bit-field within a register
Bit-Field Mask	GPIO_CFG_DRIVE_Mask	Defines a bit mask for any bit-field of more than one bit within a register
Register Structure	GPIO_CFG_Type	Provides a list of all sub-registers and alias structures <ul style="list-style-type: none"> <li>Sub-registers are defined byte (8-bit) or short (16-bit) access interfaces to part of a register that includes all elements belonging to the same configuration area.</li> <li>Aliases are Arm Cortex-M33 processor bitband aliases that provide bit access to individual single-bit bit-fields where the underlying hardware supports this single-bit access.</li> </ul>
Register Instance	GPIO_CFG	Links the register structure to the underlying hardware or sets of hardware for sub-registers
Bit-Setting	GPIO_MODE_GPIO_IN_0	Defines providing human-readable equivalents to settings that can be applied to a register bit-field to obtain the desired behavior
Bit-Field Sub-Register Positions	GPIO_CFG_IO_MODE_BYTE_Pos	Defines the base position for any bit-field within a register's sub-register
Bit-Field Sub-Register Mask	GPIO_CFG_IO_MODE_BYTE_Mask	Defines a bit mask for any bit-field of more than one bit within a register's sub-register
Sub-Register Bit-Setting	GPIO_MODE_GPIO_IN_0_BYTE	Defines providing human-readable equivalents to settings that can be applied to a register's sub-register bit-field to obtain the desired behavior

## 3.2 MEMORY MAP DEFINITION

The *montana\_map.h* header file contains the specific memory map definitions that provide the locations of the following structures within the memory maps of the processor:

- Instruction and data bus memory structures
- System bus memory structures
- Peripheral bus memory-mapped control registers (including the base of control register groups for each system component)
- Private peripheral bus internal memory-mapped control registers
- System variables
- Calibration trim records

For more information on the memory map and memory mapped elements accessible to the Arm Cortex-M33 processor, see the *Montana PTS*.

### 3.3 INTERRUPT VECTOR DEFINITION

Interrupt vectors provide you with access to interrupts that facilitate orderly processing operations, for optimal application processing speed and minimal delays. Interrupt vector definitions are provided for the Arm Cortex-M33 processor in the *montana\_vectors.h* header file.

Interrupt handling functionality in the Arm Cortex-M33 processor is provided by a nested vector interrupt controller (NVIC) implemented with the processor. The NVIC handles predefined interrupts internal to the core including a non-maskable interrupt (NMI), and interrupts external to the processor, that are linked to interfaces and peripherals. The NVIC is supported by standard firmware as part of the CMSIS library (as described in [Chapter 5 "CMSIS Library" on page 57](#)), and by the Hardware Abstraction Layer library (described in [Chapter 4 "Hardware Abstraction Layer" on page 56](#)), which offers additional supporting functions. These definitions have the form `<interrupt_name>_IRQn`.

For more information and a complete list of interrupt vectors, along with enumeration defines and values, see the Arm Cortex-M33 Processor chapter of the *Montana PTS*.

## CHAPTER 4

### Hardware Abstraction Layer

---

The Hardware Abstraction Layer (HAL) library provides a set of multiple register access functions for the majority of the system components included in the Montana SoC. These functions, and the included function headers, can easily be used to configure the hardware blocks through safe register accesses with no need to refer to register tables and corresponding settings in the Montana.

The HAL library is distributed in both source-code and pre-compiled form in the Montana SDK. All the library functions are blocking and interruptible. The library does not use any interrupts or DMA channels.

#### 4.1 USAGE

To use the HAL library functions, the HAL library must be included via the project's *\*.rteconfig* file, under **Libraries**. Additionally, the *montana.h* header file must be included in the application source.

The HAL functions follow `Sys_<hardware block>_<function>` name syntax, with:

- **<hardware block>** indicating the system component being configured or acted upon
  - In some cases, the hardware block is prefixed by a standard operation such as `Set_` or `Get_`
- **<function>** describing the functionality implemented by the HAL firmware

Simple wrapper macros, with the same names but capitalized, are also provided for many functions. These macros do not require a user application to provide a pointer to the block being configured or operated upon, as the macros default to the first instance available. For example, `SYS_I2C_CONFIG` is a macro that calls the `Sys_I2C_Config` function with `I2C0` for the pointer parameter.

For the complete HAL library API, refer to [Chapter 17 "Hardware Abstraction Layer Reference"](#) on page 138.



## CHAPTER 5

# CMSIS Library

---

The Arm Cortex-M33 processor is supported by a standards-compliant CMSIS library and extensions to the CMSIS requirements.

### 5.1 INTRODUCTION

The Arm Cortex-M33 processor is supported by a standards-compliant CMSIS library and extensions to the CMSIS requirements. The CMSIS library performs the following functions:

- Provides access to the generic functions provided by the standard Arm CMSIS implementation
  - The functions are included in the CMSIS header files, and reference documentation is provided by the standard Arm CMSIS documentation ([http://arm-software.github.io/CMSIS\\_5/Core/html/modules.html](http://arm-software.github.io/CMSIS_5/Core/html/modules.html)).
- Implements the CMSIS-required device-specific functions with an appropriate implementation for Montana
- Adds extensions to the generic and required CMSIS functions to provide additional common support functions, including:
  - Weak definitions for all interrupt handlers for the Arm Cortex-M33 processor and associated NVIC
  - A C start-up routine for ensuring that applications reach main in a safe state
  - Dynamic memory allocation (through an implementation of `sbrk`)
  - Hardware-safe functions for updating the system clock source and operating frequency

The weakly defined interrupt handlers included in the CMSIS library provide empty implementation for the interrupt vectors, each of which simply returns from the interrupt. These interrupt handlers have the form `<interrupt_name>_IRQHandler()`. If a user application defines a function with this same name, the user application's definition of the interrupt handler replaces the default (empty) handlers.

The CMSIS library is supported by the top-level include file for Montana, *montana.h*, which includes all CMSIS, [Hardware Definitions](#), and [Hardware Abstraction Layer](#) elements. To use the CMSIS library, include *montana.h* and link against the *libcmsis.a* library archive.

For the complete API, refer to [Chapter 16 "CMSIS Reference"](#) on page 118.

## CHAPTER 6

# CMSIS Drivers

The CMSIS drivers are generic device-independent APIs for peripherals, including I<sup>2</sup>C, SPI, and UART. These drivers are created to allow easy setup and use of peripherals and interfaces by handling most of the manual configuration work in the back-end. The drivers can be used in the sample applications by including the appropriate interface header files and the CMSIS drivers library.

### 6.1 INTRODUCTION

This topic presents the description of all the available CMSIS drivers and the instructions on how to use the configuration file (*RTE\_Device.h*). The specifications and headers for all of the functions used in these CMSIS drivers have been provided by Arm, and the corresponding documentation can be found on the Arm Keil website, on this page: <http://www.keil.com/pack/doc/CMSIS/Driver/html/index.html>.

This topic assumes that the user is familiar with importing projects into the IDE, and also with the location of the sample applications. For more information about these topics, see the *RSL15 Getting Started Guide*.

A list of interfaces with CMSIS driver support is shown in the "Interfaces for Which a CMSIS Driver is Available" table (Table 5).

**Table 5. Interfaces for Which a CMSIS Driver is Available**

CMSIS Driver	Interfaces Supported	Sample Application
DMA	DMA channels 0 to 3	dma
I2C	I2C0, I2C1	i2c_cmsis
SPI	SPI0, SPI1	spi_cmsis
USART	USART0	uart_cmsis

The drivers used for CMSIS pack sample applications are shown in the "Types of Drivers" table (Table 6):

**Table 6. Types of Drivers**

CMSIS Driver
SPI, I2C, USART

### 6.2 LIBRARY STRUCTURE

A drivers library is organized as follows:

- *drivers* - root folder
  - *code*: Interface and utility source files
  - *include*: Header files for the interfaces and the utility functions, and the specifications provided for the interfaces by Arm
  - *RTE\_Device.h*: Run-Time Environment device configuration file for all available interfaces and instances. See Section 6.3 "Configuring The Driver Run-time Environment" on page 59 for configuration instructions.

## Montana Firmware Reference

### 6.3 CONFIGURING THE DRIVER RUN-TIME ENVIRONMENT

The driver run-time environment can be configured using the *RTE\_Device.h* file. A local instance of this file needs to be maintained as part of a drivers library instance in the local workspace. Every time this file is changed, the drivers library needs to be compiled again to include the latest configuration. The resulting *libdrivers.a* file must also be built into any application project that wants to use this new configuration. The *RTE\_Device.h* file uses configuration wizard annotations, allowing the configuration to be completed in a GUI or text-based editor.

After configuring all the settings using either of these methods, build the library project to generate the required *.a* file to be included in the projects that use the CMSIS drivers. The CMSIS sample applications mentioned in [Section 6.2 “Library Structure”](#) can be imported for use as reference projects.

#### 6.3.1 Using a GUI-Based Editor

An Eclipse plugin to edit the configuration wizard annotations is included in the SDK. To configure the CMSIS drivers using the editor with a graphical user interface:

1. Import the drivers library from the *source/Cortex-M33* folder in the installation directory, right-click on *RTE\_Device.h*, and choose to **Open With CMSIS Configuration Wizard**.
2. All interfaces are enabled by default. However, each individual instance can be disabled by unchecking the check-box in the **Value** column.
3. After enabling an interface, the adjustable parameters can be configured by typing in the **Value** column or by choosing one of the options from the pull-down menus.
4. After configuring the required interfaces, the file can be saved by choosing **Save** in the **File** menu.

#### 6.3.2 Using a Text-Based Editor

To configure the CMSIS drivers using a text editor:

1. Open the *RTE\_Device.h* file in any text editor of preference.
2. Enable the required interfaces by setting the enable (*RTE\_interface\_ENABLED*) define statements to 1.
3. After enabling the interfaces, configure their parameters by changing the preset values to any values in the range or options specified in the comments preceding the define statements. For example, to change the I2C0 interface's drive strength to 4X, update the *RTE\_I2C0\_GPIO\_DRIVE\_OPTION* define to 2, as mentioned in the comments that precede it.
4. Save the file after all the parameters have been configured.

### 6.4 USING THE CMSIS DRIVERS

CMSIS drivers provide generic peripheral interfaces for middleware and application code. To use the CMSIS driver library, the drivers must be included in the application. Instructions for using the CMSIS drivers are shown in the following sections.


#### 6.4.1 Adding a CMSIS Driver

To add a CMSIS driver to an application, perform the following steps:

1. Open the *<sample\_name>.rtconfig* file from the project folder and select the CMSIS driver(s) that is/are required for the application. CMSIS drivers, including UART, SPI and I2C, are found under **CMSIS Drivers** in the application's *.rtconfig* file.
2. After enabling required drivers, save the *<sample\_name>.rtconfig* file.

## Montana Firmware Reference

See the "Adding the UART CMSIS Driver to the `uart_cmsis` Sample Application" figure (Figure 1) as an example of how to add the USART CMSIS driver to the `uart_cmsis` sample application. As seen in the figure, the USART driver for Montana is checked, and is therefore included in the sample application.



Software Components	Sel.	Variant	Vendor	Version	Description
RSL15			ON Semiconductor		ARM Cortex-M33 48 MHz, 64 KB RAM, 20 KB ROM
> CMSIS					<a href="#">Cortex Microcontroller Software Interface Components</a>
> CMSIS Driver					<a href="#">Unified Device Drivers compliant to CMSIS-Driver Specifications</a>
> CAN (API)				1.2.0	<a href="#">CAN Driver API for Cortex-M</a>
> Ethernet (API)				2.1.0	<a href="#">Ethernet MAC and PHY Driver API for Cortex-M</a>
> Ethernet MAC (API)				2.1.0	<a href="#">Ethernet MAC Driver API for Cortex-M</a>
> Ethernet PHY (API)				2.1.0	<a href="#">Ethernet PHY Driver API for Cortex-M</a>
> Flash (API)				2.2.0	<a href="#">Flash Driver API for Cortex-M</a>
> I2C (API)				2.3.0	<a href="#">I2C Driver API for Cortex-M</a>
Custom	<input type="checkbox"/>		ARM	2.3.0	Access to #include Driver_I2C.h file and code template for custom implementation
I2C	<input type="checkbox"/>	source	ON Semiconductor	1.0.1-80	I2C Driver for RSL15
> MCI (API)				2.3.0	<a href="#">MCI Driver API for Cortex-M</a>
> NAND (API)				2.3.0	<a href="#">NAND Flash Driver API for Cortex-M</a>
> SAI (API)				1.1.0	<a href="#">SAI Driver API for Cortex-M</a>
> SPI (API)				2.2.0	<a href="#">SPI Driver API for Cortex-M</a>
Custom	<input type="checkbox"/>		ARM	2.2.0	Access to #include Driver_SPI.h file and code template for custom implementation
SPI	<input type="checkbox"/>	source	ON Semiconductor	1.0.1-80	SPI Driver for RSL15
> USART (API)				2.3.0	<a href="#">USART Driver API for Cortex-M</a>
Custom	<input type="checkbox"/>		ARM	2.3.0	Access to #include Driver_USART.h file and code template for custom implementation
USART	<input checked="" type="checkbox"/>	source	ON Semiconductor	1.0.1-80	USART Driver for RSL15
> USB Device (API)				2.2.0	<a href="#">USB Device Driver API for Cortex-M</a>
> USB Host (API)				2.2.0	<a href="#">USB Host Driver API for Cortex-M</a>
> WiFi (API)				1.0.0-beta	<a href="#">WiFi driver</a>
> Device					<a href="#">Startup, System Setup</a>

Figure 1. Adding the UART CMSIS Driver to the `uart_cmsis` Sample Application

#### 6.4.2 Configuring CMSIS Drivers with `RTE_Device.h`

CMSIS drivers require I/O pin assignments and optional setup for DMA when being configured for use in a sample application. Both I/O pin assignments and DMA setup are configured in `RTE_Device.h`. In any sample application, the path to find the `RTE_Device.h` file is as follows: `RTE > Device > Montana > RTE_Device.h`. To view and configure `RTE_Device.h` in an easily readable GUI, right click on `RTE_Device.h` in the Project Explorer view and select **Open With > CMSIS Configuration Wizard**. The Wizard window opens, as shown in the "Viewing and Configuring `RTE_Device.h` with the CMSIS Configuration Wizard" figure (Figure 2).

## Montana Firmware Reference

RTE_Device.h		
CMSIS Configuration Wizard		
Option	Value	
▼ DMA Configuration	<input checked="" type="checkbox"/>	
> DMA 0 enabled	<input checked="" type="checkbox"/>	
> DMA 1 enabled	<input checked="" type="checkbox"/>	
> DMA 2 enabled	<input type="checkbox"/>	
> DMA 3 enabled	<input type="checkbox"/>	
> RF Output Power Configuration	<input type="checkbox"/>	
▼ USART0 (Universal synchronous asynchronous receiver tr	<input checked="" type="checkbox"/>	
▼ USART auto configuration	<input checked="" type="checkbox"/>	
Baudrate	115200	
▼ USART GPIO configuration		
USART0_RX GPIO	5	
USART0_TX GPIO	6	
▼ USART0 DMA control	<input checked="" type="checkbox"/>	
USART0 rx dma channel selection	0	
USART0 tx dma channel selection	1	
> I2C0 (Inter-integrated Circuit Interface 0)	<input type="checkbox"/>	
> I2C1 (Inter-integrated Circuit Interface 1)	<input type="checkbox"/>	
> SPI0 (Serial Peripheral Interface 0) [Driver_SPI0]	<input type="checkbox"/>	
> SPI1 (Serial Peripheral Interface 1) [Driver_SPI1]	<input type="checkbox"/>	
▼ GPIO Configuration	<input checked="" type="checkbox"/>	
> GPIO 0 configure	<input checked="" type="checkbox"/>	
> GPIO 1 configure	<input type="checkbox"/>	

**Figure 2. Viewing and Configuring RTE\_Device.h with the CMSIS Configuration Wizard**

NOTE: This file (*RTE\_Device.h*) is best viewed using the CMSIS Configuration Wizard.

As seen in the "Viewing and Configuring RTE\_Device.h with the CMSIS Configuration Wizard" figure (Figure 2), optional setup for DMA control is available in the sample application's *RTE\_Device.h* file via the CMSIS Configuration Wizard. In this file, under **DMA Configuration**, the DMA channels can be configured.

DMA channel configuration can be enabled by checking the box for a channel, and disabled by unchecking it.. In the "Viewing and Configuring RTE\_Device.h with the CMSIS Configuration Wizard" figure (Figure 2), the **DMA 0 enabled** and **DMA 1 enabled** boxes are checked, meaning that DMA channels 0 and 1 have their configurations enabled and are ready to be used for data transfers.

The CMSIS Configuration Wizard view of the *RTE\_Device.h* file also shows options under **USART0 DMA Control** that allow channel selection for the USART0 RX DMA channel and USART0 TX DMA channel. In the "Viewing and Configuring RTE\_Device.h with the CMSIS Configuration Wizard" figure (Figure 2) the RX DMA channel for the USART0 interface is configured to use DMA channel 0, while the TX DMA channel uses DMA channel 1.

# CHAPTER 7

## Program ROM

The Montana Program ROM is responsible for ensuring that an Montana device correctly performs a controlled boot sequence allowing application code to execute. The Program ROM does this while taking into account the possible life cycle states of the device, the active power modes, and any required security functionality.

In addition to bringing the system up, the program ROM also ensures that the default state of a device is consistent after a cold boot sequence.

Finally, the ROM provides access to commonly-used functionality that can be called from application code, allowing these functions to be eliminated from the application footprint.

### 7.1 OVERVIEW

#### 7.1.1 Versions

There are three version numbers reported by the Montana ROM. Each version number is defined as a 32-bit value containing major, minor and revision numbers in the form `major.minor.revision`. These items are stored at predefined locations in the ROM program memory, as shown in the "ROM Versions" table (Table 7).

**Table 7. ROM Versions**

Address	Version Type	Version
0x00000010	Program ROM	1.5.00
0x00000014	Secure Boot ROM Library (Arm)	1.0.00
0x00000018	Flash Library	3.0.00

### 7.2 ROM INITIALIZATION SEQUENCE

The ROM is split into two main parts:

1. The low level initialization and setup, which is written in assembler: this part is responsible for ensuring that the power supplies are set up, and that memory instances are enabled for default power-up conditions.
2. The higher level functionality implemented in C dealing with the various peripherals, life cycle states and security features: these are defined in more detail in [Section 7.4 "Security Subsystem"](#) on page 67.

The ROM initialization sequence is shown graphically in the "ROM Initialization Sequence Flowchart" figure (Figure 3). The flowchart describes the various paths through the boot sequence, taking into account the possible life cycle states and power modes.

## Montana Firmware Reference




Figure 3. ROM Initialization Sequence Flowchart

## Montana Firmware Reference

### 7.2.1 ROM Basic Initialization

The basic system initialization function is called once the power supplies and memories have been set to known default states. At this stage the RAM is enabled and the C stack is available for use.

The primary sequence of this initialization is as follows:

- Set up the NVIC to allow only NMI and Hard Fault exceptions.
- Disable the MPU, bus, and usage faults, forcing them to be always promoted to hard faults.
- Disable all of the external interrupts and clear all pending status indicators.
- Assign the NMI to a constant low source.
- Stop any running flash or flash copier operations.
- Reset the GPIOs.
- Enable all JTAG pins.
- Disable Pad Retention Mode.
- Configure the watchdog timer for a maximum timeout, and refresh.
- Disable DMA.
- Configure Non Secure code zone.
- Disable the SAU and set the ALLNS to zero so everything is secure.
- Configure the non-secure accesses to RAM and peripherals as disabled.
- Make sure the flash is not busy before setting up the RC.
- Configure the RC for 12 MHz.
- Select the RC oscillator as the system clock.
- Set up the various clock pre-scalars.
- Disable RF access.
- Disable the baseband interface.
- Enable all memories.
- Ensure that the Arm CryptoCell-312 (CC312) is enabled and ready to run.
- Set the system core clock variable and flash delays, indicating that the device is configured to use the 12 MHz RC oscillator.

### 7.3 VECTOR TABLES

The ROM provides some access to built-in common functionality via the use of a ROM Jump Table. The features provided in this jump table are defined in the "[Jump Table Functions](#)" table (Table 8), together with a brief description of the use of each. Access to these functions is provided through *rom\_vect.h* (typically included through the top-level *montana.h* include file) and *flash\_rom.h* (used in place of *flash.h*).



## Montana Firmware Reference

Table 8. Jump Table Functions

Offset	Feature	Description
0x00	__Sys_Initialize_Base  void __Sys_Initialize_Base(void);	Base device initialization
0x04	__Sys_Delay  void __Sys_Delay(unsigned int cycles);	Delay a number of cycles
0x08	__ProgramROM_ValidateApp  uint32_t __ProgramROM_ValidateApp( uint32_t* app_addr);	Validate an application
0x0C	__ProgramROM_StartApp  uint32_t __ProgramROM_StartApp( uint32_t* app_addr);	Validate an application, and if valid, start execution of that application
0x10	Flash_Initialize  FlashStatus_t Flash_Initialize( unsigned no, FlashClockFrequency_t freq);	Initialize a flash bank
0x14	Flash_WriteWord  FlashStatus_t Flash_WriteWord( bool enb_endurance);	Write 32-bit word to flash
0x18	Flash_ReadWord  FlashStatus_t Flash_ReadWord( uint32_t addr, uint32_t *word);	Read 32-bit word from flash
0x1C	Flash_WriteDouble  FlashStatus_t Flash_WriteDouble( uint32_t addr, const uint32_t *word, bool enb_endurance);	Write two 32-bit words to flash
0x20	Flash_ReadDouble  FlashStatus_t Flash_ReadDouble( uint32_t addr, uint32_t *word);	Read two 32-bit words from flash

## Montana Firmware Reference

Table 8. Jump Table Functions (Continued)

Offset	Feature	Description
0x24	Flash_WriteBuffer  FlashStatus_t Flash_WriteBuffer( uint32_t addr, uint32_t word_length, const uint32_t *words, bool enb_endurance);	Write an array of 32-bit words
0x28	Flash_ReadBuffer  FlashStatus_t Flash_ReadBuffer( uint32_t flash_address, uint32_t dram_address, unsigned word_length);	Read an array of 32-bit words
0x2C	Flash_EraseFlashBank  FlashStatus_t Flash_EraseFlashBank( uint32_t no);	Erase a specific flash bank
0x30	Flash_EraseChip  FlashStatus_t Flash_EraseChip(void);	Erase all flash
0x34	Flash_EraseSector  FlashStatus_t Flash_EraseSector( uint32_t addr, bool enb_endurance);	Erase Flash Sector
0x38	Flash_BlankCheck  FlashStatus_t Flash_BlankCheck( uint32_t addr, unsigned word_length);	Verify area of flash is empty
0x3C	__ProgramROM_Read_MNVR  void __ProgramROM_Read_MNVR( uint32_t addr, uint32_t *word, uint8_t *readECC);	Read data from MNVR

## Montana Firmware Reference

### 7.4 SECURITY SUBSYSTEM

Montana includes security IP provided by Arm, specifically the Arm CryptoCell-312 (CC312) security processor. In addition, the Arm Cortex-M33 processor itself includes support for TrustZone.

The ROM ensures that the hardware Root-of-Trust (RoT) is verified when running as a secure device. This ensures that no untrusted code can be executed by the ROM.

Montana also supports deployment as a non-secure device, allowing much lower power utilization. This mode is provided primarily for energy harvesting applications. However, this is not limited by design; any application can be executed in the lower security model if required.

**IMPORTANT: For detailed information about the device states, the secure Root of Trust (RoT), and tools provided to support the security subsystem, see the *RSL15 Security User's Guide*.**

#### 7.4.1 Secure Boot Process

There are a limited number of steps involved when evaluating the secure Root of Trust (RoT) in the secure state:

- Verify the peripheral ID.
- Get the current life cycle state.
- Secure debug authentication:
  - If debug certificates are available, they must be validated.
  - If valid, debug facilities need to be enabled.
- Image verification phase:
  - Verify the certificate chain.
  - Handle key certificates.
  - Handle content certificates and content.
  - Lock resources.
- In the case of an error occurring during this flow, abort the boot sequence in a secure state.
- If validation completes and the image is authenticated, execute the validated image.

### 7.5 ROM LIFE CYCLE STATES (LCS) & OPERATIONAL MODES

The standard Arm CryptoCell-312 secure life cycle model allows for four life cycle states:

- CM - Chip Manufacture
- DM - Device Manufacture
- SE - Secure

The transitions between these states are strictly defined by the life cycle model, and we have maintained this in our system.

In addition to the standard Arm lifecycle states, we have added an additional production state before CM which reflects the possibility of a device coming from manufacture with an unconfigured OTP. In this case, the ROM does not allow application code to be run, but it does allow the device to be configured to enter CM state.

In parallel to the secure life cycle model, we also provide for a non-secure model in which the device is defined to be in Energy-Harvesting (EH) state. In this case, the Root of Trust security features are turned off and security is provided using a security mechanism dependent on valid applications unlocking the device.

## Montana Firmware Reference

A device in Production state can be configured to be in EH state. If this is not explicitly configured, then the device is treated as a secure device.

- A completely unconfigured device is defined to be in Production state.
  - In this state, the device can be configured as either a secure device or a non-secure device.
  - In this state, no executable code is run on power-up.
  - In manufacturing, we expect all devices to be set as non-secure devices.
- A non-secure device has a signature indicating its state in OTP.
  - In order to transition from the non-secure state to a secure state, this signature needs to be removed.
  - As the signature resides in OTP, it cannot be re-instated once it has been deleted. This provides a one-way transition from non-secure to secure state.
- Once a device is set to secure, there is no mechanism to bring it back to non-secure.

**IMPORTANT: If a device is in the Production state, it is possible to go directly to a secure state without transitioning through the non-secure state. In this case, care must be taken to clear the non-secure signature locations, as otherwise it can be possible to revert the device to non-secure. See the *RSL15 Security User's Guide* for more information on device transitions.**

### 7.6 APPLICATION VALIDATION AND BOOT

The Montana program ROM contains a set of functions that are used to validate and boot applications, following the completion of the security processes.

The ROM considers an application valid if it starts with its vector table, and no errors that would prevent boot are detected. Possible errors, and the error codes reported for these errors, are described in the "[Application Validation](#)" table (Table 9). If the application validated does not successfully boot, the boot ROM writes this error code to VAR\_BOOTROM\_ERROR (stored to the SYSCTRL\_SYSCLK\_CNT\_BASE register from the activity counters).

**Table 9. Application Validation**

Error	Error Code	Description
None	0x0	No error detected
Bad Alignment	0x1	The Arm Cortex-M33 processor requires that the application's vector table is aligned to a 512-byte boundary in memory, for a device with the number of external interrupts that are included in the Montana SoC. The location of the specified application is not at a valid location in memory.
Bad Stack Pointer	0x2	The initial stack pointer must point to a valid memory location on the system bus or to a valid memory location in PRAM on the D-code bus. This requires that the specified stack pointer is 32-bit aligned, and that the next address stack data will be placed at is in DRAM, BB_DRAM, or PRAM.

## Montana Firmware Reference

Table 9. Application Validation (Continued)

Error	Error Code	Description
Bad Reset Vector	0x3	<p>The program ROM checks that the reset handler is located immediately after the vector table (or after a CRC located after the vector table). This check is performed indirectly by confirming that the reset vector points to a location that:</p> <ul style="list-style-type: none"> <li>• Provides space for at least the minimum number of entries in the vector table (a minimum valid vector table contains 4 entries: the stack pointer, reset vector, NMI handler, and hard fault handler)</li> <li>• Provides space for no more than the stack pointer, the 88 potential vectors, and a CRC (maximum of 90 words between the base of the application and the reset vector's location)</li> </ul>
Failed to Start the Application	0x6	Indicates that the application has failed to boot or has returned with no identifiable cause.
Bad CRC	0x7	<p>A CRC-CCITT value can be placed between the vector table and the reset handler. The boot validation step validates if a CRC calculated over the vector table matches the value written at this location.</p> <p>NOTE: This error code is considered to be a non-fatal error, since the inclusion of a CRC is optional. The first entry on the application's stack after boot will indicate whether no-error has occurred (0x0) or if a bad CRC has been discovered (0x7).</p>

If the ROM determines that an application should be booted, the ROM:

1. Sets the VTOR bit-field in the Arm Cortex-M33 processor's SCB register to point to the application's vector table
2. Loads the initial stack pointer value from the application's vector table to the Arm Cortex-M33 processor's SP register
3. Pushes the application's status code to the top of the newly defined stack (valid error codes for a booted application are None and Bad CRC, as described in the "Application Validation" table (Table 9))
4. Branches to the beginning of the reset handler, as indicated by the reset vector in the application's vector table

## 7.7 DATA EXCHANGE UNIT (DEU) SUPPORT

In order to enable the debug ports and any other features controlled by the Debug Control Unit, certificates must be provided to the device. These can reside in RAM for one time only use, or can reside in flash to allow the port enablement to survive a cold reboot.

The provision of these certificates is handled through the DEU. All interfacing with the DEU is performed via the ROM code. Application code has no access to this device.

The ROM supports the following features when communicating with the DEU:

- **LOAD** - Allows a certificate to be loaded to a device and stored in RAM
- **ERASE** - Erases any certificates which are currently stored in flash
- **WRITE** - Writes the current set of certificates from RAM to flash
- **SOCID** - Requests the SOC ID from the device

## Montana Firmware Reference

- **CONNECT** - Connects to a device via the DEU port
- **COMPLETE** - Completes the connection to the device

## CHAPTER 8

### Flash Library

---

The flash library provides support for erasing and programming parts of the built in flash memory. This library provides an API that abstracts the details needed properly handle the flash.

#### 8.1 LIBRARY FORMS

The flash library is available in two forms:

1. As a static library, accessed by including the *flash.h* header file and linking against the *libflashlib.a* library object
2. As a [Program ROM](#) component, accessed as memory mapped elements using the *flash\_rom.h* header file

For the complete flash library API, refer to [Chapter 1 "Flash Library Reference"](#) on page 1.

**IMPORTANT:** A copy of the flash library has been built into the ROM, as described in [Section 7.3 “Vector Tables”](#) on page 64, for use in applications. All functions provided by the flash library must be executed from RAM or ROM, as executing them from flash can result in hidden, flash-access-related failures.

#### 8.2 FLASH LIBRARY USAGE

The flash library can be used to program and erase the built-in flash, with the following considerations:

- A minimum SYSCLK frequency of 1 MHz is required for safe operation of the flash library.
- The MNVR section of flash, outside of the user-defined redundancy sector pointers, cannot be written using the flash library.
- The endurance of flash is limited by the total time flash cells are subjected to program and erase currents. As a result, a number of flash operations provide options around the endurance of the flash cells:
  - Flash writes can use a one stage normal write or a two stage endurance write. For use cases where an area of flash is written many times, a two stage write is recommended.
  - Use of mass erase can speed up flash operations, as it is the quickest way to erase the whole flash array - but use of mass erase subjects the whole array to an erase current for significantly longer than seen with any sector erase operation.
  - Flash sector erases can use a endurance erase that attempts to erase the flash sector up to four times, using a short erase pulse to maximize the number of program/erase cycles that a flash sector can be subjected to. For use cases that require maximum retention time, the normal flash sector erase needs to be used.

For more information about the built-in flash memory, see the *Montana PTS*.

## CHAPTER 9

# Security and Life Cycle Provisioning Elements

---

Information about the security and lifetime provisioning elements for Montana is primarily found in the *RSL15 Security User's Guide*.

### 9.1 OVERVIEW

The Security and Life Cycle Provisioning process can be managed using RSLSec, which is a software utility available for Montana. Its command line interface enables users to perform the transitions and access other security features through parameters, as described in the *RSL15 Security User's Guide*. This utility works to leverage the underlying security system for Montana, including the ROM and security IP.

### 9.2 THIRD PARTY DOCUMENTATION

The Arm TrustZone CryptoCell-312 Software Developers Manual (SW Revision r0p0) is provided with the Montana SDK, in PDF form in the *Arm\_documentation* folder.

Additional third-party information can be found on the <https://developer.arm.com/ip-products/security-ip/trustzone/trustzone-for-cortex-m> webpage.



## CHAPTER 10

### Arm CryptoCell-312 Security IP

---

The Montana system includes the Arm CryptoCell-312 IP, which is used to maintain security of the device, allow secure operation of the application firmware, and permit related user applications to access security features. A significant part of the Arm CryptoCell-312's operation is based on the use of the Mbed TLS libraries.

#### 10.1 ARM CRYPTOCELL-312 MBED TLS

Montana provides a standardized interface to the cryptographic features on the device using a customized version of Mbed TLS, which has been tuned to make efficient use of the cryptographic acceleration hardware provided by the Arm CryptoCell-312.

At present, the Mbed TLS variant supported by Montana is version 2.16.2. Some features of this have been replaced by alternative versions to make the best use of the underlying hardware. The interface has been maintained so that standard Mbed TLS applications can work as expected.

For further information on developing cryptographic applications with Montana, refer to the *Arm CryptoCell-312 Runtime Software Developers Manual*, Issue 01, revision r1p3.

# CHAPTER 11

## Event Kernel

NOTE: Some of the material in this topic has been adapted with permission from CEVA documentation. This chapter is intended to complement the CEVA API documentation included with your Montana install.

The Montana event kernel is a small and efficient event and message handling system that can be used as a Real Time Operating System (RTOS) or as a process executed under an RTOS, offering the following features:

- Exchange of messages
- Message saving
- Timer functionality
- The kernel also provides an event functionality used to defer actions

The purpose of the event kernel is to provide messages (such as the ones in [Section 11.2 “Messages” on page 74](#)) and timed tasks to keep RF traffic on schedule and aligned with the specification requirements.

### 11.1 OVERVIEW

#### 11.1.1 Include Files

The "Kernel File List" table ([Table 10](#)) shows a list of the kernel include files, with descriptions.

**Table 10. Kernel File List**

File	Description
<i>ke.h</i>	Contains the kernel environment definition
<i>ke_event.h</i>	Contains the event handling primitives
<i>ke_mem.h</i>	Contains the implementation of the heap management module
<i>ke_msg.h</i>	This file contains the scheduler primitives called to create or delete a task. It also contains the scheduler itself
<i>ke_task.h</i>	Contains the implementation of the kernel task management
<i>ke_timer.h</i>	Contains the scheduler primitives called to create or delete a timer task. It also contains the timer scheduler itself

#### 11.1.2 Kernel Environment

The kernel environment structure contains the queues used for event, timer and message management, including:

- A queue of sent messages that have not yet been delivered to the receiver
- A queue of messages delivered to the receiver, but not yet consumed
- A queue for timer events

### 11.2 MESSAGES

#### 11.2.1 Overview

Message queues provide a mechanism to transmit one or more messages to a task. (Queue names and purposes are defined in [Section 11.1.2 “Kernel Environment” on page 74](#).)

Transmission of messages is performed in three steps:

## Montana Firmware Reference

- Sender task allocates a message structure
- Message parameters are filled
- Message structure is pushed in the kernel

A message is identified by a unique ID composed of the task type and an increasing number. A message has a list of parameters that is defined in a structure (see [Section 11.2.2 “Message Format” on page 75](#)).

### 11.2.2 Message Format

The structure of the message contains:

- `id`: Message identifier
- `dest_id`: Destination kernel identifier
- `src_id`: Source kernel identifier
- `param_len`: Parameter embedded structure length
- `param`: Parameter embedded structure. Must be word-aligned.

The source and destination tasks describe which task the message is coming from/to. As a task can implement multiple instances, these source and destination task identifiers are constructed with both the task index and the task type, as shown in the "Destination or source task identifier construction" figure (Figure 4).




Figure 4. Destination or source task identifier construction

### 11.2.3 Parameter Management

During message allocation, the size of the parameter is passed and memory is allocated in the kernel heap. To store this data, the pointer on the parameters is returned. The scheduler frees this memory after the transition completion.

### 11.2.4 Message Queue Primitives

#### 11.2.4.1 Message Allocation

`ke_msg_alloc`

Prototype:

```
void *ke_msg_alloc(ke_msg_id_t const id, ke_task_id_t const dest_id,
                  ke_task_id_t const src_id, uint16_t const param_str)
```

## Montana Firmware Reference

**Parameters:****Table 11. Message Allocation Parameters**

Type	Parameters	Description
ke_msg_id_t	id	Message Identifier
ke_task_id_t	dest_id	Destination Task Identifier
ke_task_id_t	src_id	Source Task Identifier
uint16_t	param_len	Size of the message parameters to be allocated

**Return:**

Pointer to the parameter member of the `ke_msg`. If the parameter structure is empty, the pointer points to the end of the message and must not be used (except to retrieve the message pointer or to send the message).

**Description:**

This primitive allocates memory for a message that has to be sent. The memory is allocated dynamically on the heap, and the length of the variable parameter structure must be provided in order to allocate the correct size.

**11.2.4.2 Message Allocation Macro (Static Structure)**

**KE\_MSG\_ALLOC**

**Prototype:**

```
KE_MSG_ALLOC(id, dest_id,
             src_id, param_str)
```

**Parameters:****Table 12. Message Allocation Macro Parameters for Static Structures**

Type	Parameters	Description
ke_msg_id_t	id	Message Identifier
ke_task_id_t	dest_id	Destination Task Identifier
ke_task_id_t	src_id	Source Task Identifier
void const *	param_str	Structure tag for the message data

**Return:**

Pointer to the allocated structure cast to the correct type.

**Description:**

This macro calls `ke_msg_alloc()` and cast the returned pointer to the appropriate structure. Can only be used if a parameter structure exists for this message (otherwise, use `ke_msg_send_basic()`).

#### 11.2.4.3 Message Allocation Macro (Variable Structure)

KE\_MSG\_ALLOC\_DYN

##### Prototype:

KE\_MSG\_ALLOC\_DYN(id, dest\_id,  
                  src\_id, param\_str, length)

##### Parameters:

**Table 13. Message Dynamic Allocation Parameters**

Type	Parameters	Description
ke_msg_id_t	id	Message Identifier
ke_task_id_t	dest_id	Destination Task Identifier
ke_task_id_t	src_id	Source Task Identifier
void const *	param_str	Structure tag for the message data
uint16_t	length	Length of the variable portion of the data structure

##### Return:

Pointer to the allocated structure of variable length, cast to the correct type.

##### Description:

This macro calls `ke_msg_alloc()` and cast the returned pointer to the appropriate structure. Can only be used if a parameter structure exists for this message (otherwise, use `ke_msg_send_basic()`).

NOTE: This function can only be used if the variable data array is located at the end of the structure to be allocated.

#### 11.2.4.4 Message Free

ke\_msg\_free

##### Prototype:

void ke\_msg\_free(struct ke\_msg const \*param)

##### Parameters:

**Table 14. Message Free Parameters**

Type	Parameters	Description
struct ke_msg const *	param	Pointer to the message to be freed

##### Return:

None

**Description:**

Free allocated message.

**11.2.4.5 Message Free Macro**

KE\_MSG\_FREE

**Prototype:**

KE\_MSG\_FREE(param\_ptr)

**Parameters:****Table 15. Message Free Parameters**

Type	Parameters	Description
void const *	param_ptr	Structure tag for the message data

**Return:**

None

**Description:**

This macro calls `ke_msg_free()` to free a previously allocated message.

**11.2.4.6 Message Send**

ke\_msg\_send

**Prototype:**

void ke\_msg\_send(void const \*param\_ptr)

**Parameters:****Table 16. Message Send Parameters**

Type	Parameters	Description
void const *	param_ptr	Pointer to the parameter member of the message that is to be sent

**Return:**

None

**Description:**

Send a message previously allocated with any `ke_msg_alloc()`-like functions. The kernel takes care of freeing the message memory. Once the function has been called, it is not possible to access the message's data any more as the kernel might have copied the message and freed the original memory.

**11.2.4.7 Message Send Basic**

ke\_msg\_send\_basic

**Prototype:**

```
void ke_msg_send_basic(ke_msg_id_t const id, ke_task_id_t const dest_id, ke_task_id_t const src_id)
```

**Parameters:****Table 17. Message Send Basic Parameters**

Type	Parameters	Description
ke_msg_id_t	id	Message Identifier
ke_task_id_t	dest_id	Destination Task Identifier
ke_task_id_t	src_id	Source Task Identifier

**Return:**

None

**Description:**

Send a message that has a zero length parameter member. No allocation is required as this is performed internally.

**11.2.4.8 Message Forward**

ke\_msg\_forward

**Prototype:**

```
void ke_msg_forward(void const *param_ptr, ke_task_id_t const dest_id, ke_task_id_t const src_id)
```

**Parameters:****Table 18. Message Forward Parameters**

Type	Parameters	Description
void const *	param_ptr	Pointer to the parameter member of the message that is to be sent
ke_task_id_t	dest_id	Destination Task Identifier
ke_task_id_t	src_id	Source Task Identifier

**Return:**

None

**Description:**

Forward a message to another task by changing its destination and source task IDs.

**11.3 SCHEDULER****11.3.1 Overview**

The scheduler is called in the main loop of the user application using the `BLE_Kernel_Process()` function.

**IMPORTANT:** For maximum stability, ensure that the user application calls `BLE_Kernel_Process()` at least once during each Bluetooth connection interval. For more information, see [Section 13.2 “Baseband and Kernel Functions”](#) on page 103.

In the user application’s main loop, the kernel checks if the event field is non-null, and executes the event handlers for which the corresponding event bit is set.

**11.3.2 Requirements****11.3.2.1 Scheduling Algorithm**

The "[Scheduling Algorithm](#)" figure (Figure 5) shows how the scheduler handles messages. The message handler pops messages from the message queue, passes them to the pre-defined message handler, and then handles either releasing or saving those messages based on the responses from those handlers.



## Montana Firmware Reference




Figure 5. Scheduling Algorithm

## 11.3.2.2 Save Service

The Save service can save a message (i.e., store it in memory without it being consumed). If the task state changes after a message is received, the scheduler tries to handle the saved message before scheduling any other signals.

## 11.4 TASKS

A kernel task is defined by:

- Its task type (i.e., a constant value defined by the kernel, unique for each task)
- Its task descriptor, which is a structure as shown in the "Task Descriptor Construction" figure (Figure 6) containing all the information about the task:
  - The messages handlers table
  - The states table
  - The number of instances of the task
  - The number of messages it can handle

The kernel keeps a pointer to each task descriptor, which is used to handle the scheduling of the messages transmitted from one task to another.

## Montana Firmware Reference




Figure 6. Task Descriptor Construction

## 11.5 KERNEL TIMER

## 11.5.1 Overview

The RW Kernel provides:

- A time reference (absolute time counter)
- Timer services to start and stop the timer

Timers are implemented by means of a reserved queue of delayed messages. Timer messages do not have parameters.

## 11.5.2 Time Definition

Time is defined as duration; the minimum step is a multiple of 1 ms.

## 11.5.3 Timer Object

The structure of the timer message contains:

- *\*next*: Pointer on the next timer
- *id*: Message identifier
- *task*: Destination task identifier
- *time*: Duration

## 11.5.4 Timer Setting

The "Timer Setting Flow" figure (Figure 7) shows the flow for setting up timer messages.

## Montana Firmware Reference




Figure 7. Timer Setting Flow

## 11.5.5 Time Primitives

## 11.5.5.1 Timer Set

Start or restart a timer.

## Prototype:

```
void ke_timer_set(ke_msg_id_t const timer_id, ke_task_id_t const task, uint32_t const delay);
```

## Parameters:

Table 19. Timer Set Parameters

Type	Parameters	Description
ke_msg_id_t	timer_id	Timer identifier
ke_task_id_t	task_id	Task identifier
uint16_t	delay	Timer duration (multiple of 1 ms)

**Return:**

None

**Description:**

The function first cancels the timer if it exists; then it creates a new one. The timer can be one-shot, or periodic (i.e., it is automatically set again after each trigger).

**11.5.5.2 Timer Clear**

Remove a registered timer.

**Prototype:**

```
void ke_timer_clear(ke_msg_id_t const timer_id, ke_task_id_t const task);
```

**Parameters:****Table 20. Timer Clear Parameters**

Type	Parameters	Description
ke_msg_id_t	timer_id	Timer identifier
ke_task_id_t	task_id	Task identifier

**Return:**

None

**Description:**

This function searches for the timer element identified by its timer and task identifiers. If found, it is stopped and freed; otherwise an error message is returned.

**11.5.5.3 Timer Activity**

Check if a requested timer is active.

**Prototype:**

```
bool ke_timer_active(ke_msg_id_t const timer_id, ke_task_id_t const task);
```

**Parameters:****Table 21. Timer Activity Parameters**

Type	Parameters	Description
ke_msg_id_t	timer_id	Timer identifier
ke_task_id_t	task_id	Task identifier

**Return:**

TRUE if the timer identified by Timer ID is active for the Task ID; FALSE otherwise

**Description:**

This function pops the first timer from the timer queue and notifies the appropriate task by sending a kernel message. If the timer is periodic, it is set again; if it is one-shot, the timer is freed. The function also checks the next timers, and processes them if they have expired or are about to expire. The "Timer Expiry Flow" figure (Figure 8) shows the process flow for handling expired timers.

**11.5.5.4 Timer Adjust**

Adjust all kernel timers by specified adjustment delay.

**Prototype:**

```
void ke_timer_adjust_all(uint32_t delay);
```

**Parameters:****Table 22. Timer Adjust Parameters**

Type	Parameters	Description
uint16_t	delay	Adjustment delay is a multiple of 1 ms

**Return:**

None

**Description:**

This function updates all timers to align to a new SYSCLK after a system clock adjustment.

**11.5.5.5 Timer Expiry**

The "Timer Expiry Flow" figure (Figure 8) shows the flow of timer messages when the timer expires.

## Montana Firmware Reference




Figure 8. Timer Expiry Flow

## 11.6 USEFUL MACROS

- Builds the task identifier from the type and the index of that task:

```
#define KE_BUILD_ID(type, index) ( (ke_task_id_t)((index) << 8) | (type)) )
```

- Retrieves task type from task id:

```
#define KE_TYPE_GET(ke_task_id) ((ke_task_id) & 0xFF)
```

- Retrieves task index number from task id:

```
#define KE_IDX_GET(ke_task_id) (((ke_task_id) >> 8) & 0xFF)
```

## CHAPTER 12

### Bluetooth Stack

**NOTE:** Some of the material in this topic has been adapted with permission from CEVA documentation. This chapter is intended to complement the CEVA API documentation included with your Montana install. Consult this documentation when API function information cannot be found in the CEVA documentation.

This topic explains how the Bluetooth stack, including the HCI (host/controller interface), GATT (generic attribute profile), and GAP (generic access profile), is implemented for Montana. This chapter also provides a description of the Bluetooth profile libraries that are provided with the Montana system to support standard use cases.

**IMPORTANT:** The default Bluetooth stack is built to support four Bluetooth links, as a balance between system flexibility and power/memory optimization. If your user application requires more links than the default Bluetooth stack library build supports, contact your onsemi Customer Service Representative for assistance.

#### 12.1 INTRODUCTION

##### 12.1.1 Include and Object Files

The Bluetooth stack is accessed through the *ble.h* header file. This header is supported by a set of include files located in the *include\ble* folder of the installation.

The stack is extended by a number of GATT-based profiles and services. The headers for these profiles are located in the *include\ble\profiles* folder, and a list of the available supporting objects is provided in the "Bluetooth GATT-Based Profile and Service Object Files" table (Table 23).

**Table 23. Bluetooth GATT-Based Profile and Service Object Files**

Profile Name	Profile	Profile Library Name	Profile Description
Battery Service	BAS	libbasc libbass	The Battery Service exposes the state of a battery within a device, or it reads the battery state of a peer device.
Device Information Service	DIS	libdisc libdiss	This service exposes manufacturer and/or vendor information about their own device or discovers peer device information.
Glucose Service	GLS	libglps	This service exposes glucose and other data from a personal glucose sensor for use in consumer healthcare applications.

All of the individual profile libraries use the Bluetooth Low Energy stack through the profile's specified interfaces. These interfaces are documented in the interface specifications. Because the Bluetooth Low Energy stack itself requires a reciprocal link in order to find all of the profile components, the stack library has been built with an object factory that instantiates calls to each of the profiles. If a profile is used by an application, the Bluetooth stack needs to use the specified profile library.

## Montana Firmware Reference

### 12.1.2 Bluetooth Stack

The Montana device supports a Bluetooth stack through a combination of hardware and firmware resources. The hardware components of the Bluetooth stack are described in the *Montana PTS*. The firmware components of the Bluetooth stack are accessible through a Bluetooth library and associated header files.

The Bluetooth stack is optionally accessible through HCI over UART or through the host (GAP, GATT, L2CAP) and profile APIs.

The "Bluetooth Stack and Kernel Object Files" table (Table 24) describes the Bluetooth stacks provided with Montana and their associated object files.

**Table 24. Bluetooth Stack and Kernel Object Files**

Stack Type	Library Name	Description
Standard stack	<i>\lib\ble_core\Release</i> <i>\lib\ble_profiles\Release</i>	These libraries provide the complete standard stack and support for all Montana Bluetooth features.
HCI stack	<i>\lib\ble_core\Release_HCI</i> <i>\lib\ble_profiles\Release_HCI</i>	These libraries can be used with an HCI interface over UART.

### 12.1.3 Stack Support Functions

The Bluetooth stack library includes a set of support functions that augment the stack firmware, as described in [Chapter 13 "Bluetooth and Kernel Library" on page 101](#). All other stack APIs are described in their reference documentation, with support for specific Bluetooth layers described in the following documents:

*GAP*

*RW-BLE-GAP-IS.pdf*

*GATT*

*RW-BLE-GATT-IS.pdf*

*L2CAP*

*RW-BLE-L2C-IS.pdf*

*Profiles*

*RW-BLE-PRF-\*-IS.pdf*

### 12.1.4 Managing Bluetooth Low Energy Stack RAM Usage

The Bluetooth Low Energy stack is provided as a compiled library and cannot be modified by the user. However, some of the stack variables are defined at the application level, and the user has some control over the size of these variables. This is a guide to optimizing stack RAM memory usage by adjusting the application level variable defines as dependent upon the application use case.

The application level variables are defined to support the maximum number of connections and activities, which is 10 and 11 respectively, as described in the CEVA documentation provided with Montana. If the application use case does not require the maximum number of connections and activities, application level variable sizes can be reduced to save memory.

**NOTE:** It is not recommended to adjust application level variable sizes in the HCI stack, as this can adversely affect Bluetooth certification.



## Montana Firmware Reference

The simplest method and recommended starting point to reduce stack memory usage is to reduce the value of `APP_MAX_NB_CON`. This scales most of the other application level variables as well, resulting in a reduction of memory usage. This is usually sufficient for most users. If you are an advanced user requiring further optimization, read on.

The memory allocated by the stack is divided into different parts. The first part comprises the required environment and global variables that are independent of the number of connections or activities. This part cannot be changed by developers.

The second part is heap memory, which the kernel takes as a global variable (*.bss* section), and later the kernel and the Bluetooth Low Energy stack use it as the heap memory for their procedures. It is divided into four parts:

- Environment variables
- Message heap memory
- Data base memory
- Non-retention memory

By default, all parameters are set to address the maximum number of connections and activities, which are 10 and 11 respectively. If definition `APP_HEAP_SIZE_DEFINED` is defined in the *app.h* file of any Bluetooth Low Energy application, then the heap sizes can be customized in the *ble\_protocol\_support.c* file (where they are defined and allocated). The following code example shows how the required memory sizes can be calculated (defined in *ble\_protocol\_support.c*).

```
/// Memory allocated for environment variables
uint32_t rwip_heap_env[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_ENV_SIZE)];
/// Memory allocated for Attribute database
uint32_t rwip_heap_db[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_DB_SIZE)];
/// Memory allocated for kernel messages
uint32_t rwip_heap_msg[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_MSG_SIZE)];
/// Non Retention memory block
uint32_t rwip_heap_non_ret[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_NON_RET_SIZE)];
```

We assume:

`APP_MAX_NB_ACTIVITY` and `APP_MAX_NB_CON` are defined in the application, based on the application's use case. Please note that `PP_BLE_CONNECTION_MAX` needs to be at least one value bigger than `APP_MAX_NB_CON`.

```
APP_RWIP_HEAP_ENV_SIZE =
(600 + (APP_MAX_NB_ACTIVITY) * 230)
+ APP_MAX_NB_CON * ((sizeof(struct gapc_env_tag)
+ KE_HEAP_MEM_RESERVED)
+ (sizeof(struct gattc_env_tag) + KE_HEAP_MEM_RESERVED)
+ (sizeof(struct l2cc_env_tag) + KE_HEAP_MEM_RESERVED))
+ ((APP_MAX_NB_ACTIVITY) * (sizeof(struct gapm_actv_scan_tag)
+ KE_HEAP_MEM_RESERVED))
```

`APP_RWIP_HEAP_DB_SIZE`: This depends on how much data base memory (GATT services) is added. The default value is 3072 bytes, but developers can choose a smaller value based on their use case.

```
APP_RWIP_HEAP_MSG_SIZE =
(1650 + 2 * ((16 + (APP_MAX_NB_ACTIVITY - 1) * 56)
```

## Montana Firmware Reference

```

+ (58 + (APP_MAX_NB_ACTIVITY - 1) * 26)
+ ((APP_MAX_NB_ACTIVITY) * 66)
+ ((APP_MAX_NB_ACTIVITY) * 100)
+ ((APP_MAX_NB_ACTIVITY) * 12)))
+ (((BLEHL_HEAP_MSG_SIZE_PER_CON * APP_MAX_NB_CON) > BLEHL_HEAP_DATA_THP_SIZE)
  ?
  (BLEHL_HEAP_MSG_SIZE_PER_CON * APP_MAX_NB_CON) : BLEHL_HEAP_DATA_THP_SIZE)

```

APP\_RWIP\_HEAP\_NON\_RET\_SIZE: By default, this is set to 656 bytes. It is used for security algorithm calculations. This part of memory does not need to be in retention mode when the use case calls for keeping the Bluetooth Low Energy link active and going to sleep with VDDM in retention. If enough memory is allocated — for example, in the database — the kernel can allocate this part of memory from another heap. Developers need to make sure that this default amount of memory is available, in non-ret heap or in another heap.

In this way, users can set their own APP\_MAX\_NB\_CON and APP\_MAX\_NB\_ACTIVITY values, and decrease the memory size allocated by default settings.

## 12.2 HCI

The role of the HCI is to provide a uniform interface method of accessing a Bluetooth Low Energy controller's capabilities from the host. The HCI layer is part of the Bluetooth Low Energy protocol stack, as shown in the "Bluetooth Low Energy Protocol Stack" figure (Figure 9).





Figure 9. Bluetooth Low Energy Protocol Stack

## Montana Firmware Reference

The Bluetooth stack optionally provides an HCI layer, which provides direct access to the stack at an interface between the host and controller layers. The role of the HCI is to convey the information from one layer to the other by following the rules defined in the HCI portion of the Bluetooth standard. As shown in the sample code, the Montana HCI layer implementation can be used to interface with a transport layer that manages the reception and transmission of messages over a UART physical interface.

As shown in the "HCI" figure (12.2), the two main configurations are supported by the HCI software.



**Figure 10. HCI Working Modes**

Montana has both a full stack system, and compatibility providing an external system with access to the Bluetooth Controller.

### 12.2.1 HCI Software Architecture

The HCI software is an interface communication block (depicted in the "HCI Software Interfaces" figure (Figure 11)) that can be used for three main purposes:

1. Communication between internal controller and external host
  - In this case, Montana can be used only as a controller and can communicate to an external host for verification and certification purposes or as a standalone Bluetooth Low Energy controller device (for example, connecting to a PC where an open host stack is running). It is demonstrated using the *hci* sample application from the Montana SDK.

## Montana Firmware Reference

2. Communication between internal controller and internal host
  - In this case, a fully embedded host and application is used. HCI cannot be used with an external UART interface.
3. Communication between internal host and external application
  - In this case, an external application communicates to the Montana host over UART. This interface is not based on the HCI standard (because there is no such use case or standard defined in the Bluetooth core specification). However, an external application can use the same *hci* sample application and use the same kernel messaging and format specified in GAP, GATT, L2CAP, and profile API documentation. The only difference is that the first byte of any message sent or received over UART needs to be 0x05 (AHI\_KE\_MSG\_TYPE definition of the Montana Bluetooth Low Energy stack).





Figure 11. HCI Software Interfaces

### 12.3 GATT

The GATT is the gateway used by the Attribute Protocol to discover, read, write and obtain indications of the attributes present in the server attribute, and to configure the broadcasting of attributes. The GATT lies above the Attribute Protocol and communicates with the Generic Access Profile (GAP), higher layer profiles, and applications. The architecture of the GATT is shown in [12.3](#).



**Figure 12. GATT Architecture**

For more information about the GATT, and the Bluetooth Stack implementation of GATT, see the *Bluetooth Core Specification* (Volume 3, part G) and the provided CEVA *GATT Interface Specification API* document (*RW-BLE-GATT-IS.pdf*).

## 12.4 GAP

The Generic Access Profile (GAP) describes the generic procedures related to discovery of Bluetooth devices and link management aspects of connecting to Bluetooth devices. It also defines procedures related to use of different Bluetooth security modes.

The GAP module deals with four features:

1. Management of non-connected activities
2. Management of connected activities
3. Handling of Bluetooth Low Energy security, including pairing, bonding, encryption, and privacy.
4. Handling of life cycle of upper layer profiles

**IMPORTANT:** The Bluetooth standard for Bluetooth Low Energy provides several pairing schemes that can be used. Use of legacy pairing is not recommended due to known security concerns. We recommend that applications use secure connections for pairing, as per the *Bluetooth® Security and Privacy Best Practices Guide*, due to secure connection's improved overall security including substantially better MITM protection.

For more information about the GAP, and the Bluetooth Stack implementation of GAP, see the *Bluetooth Core Specification* (Volume 3, part C), the *Bluetooth® Security and Privacy Best Practices Guide*, and the provided CEVA *GAP Interface Specification API* document (*RW-BLE-GAP-IS.pdf*).

### 12.4.1 Non-Connected Procedures

This section describes the support provided to an application that uses non-connected procedures.

Management of these non-connected procedures is based on creation of activities representing the different available procedures. Four kind of activities can be created:


- Advertising activity
- Scanning activity
- Initiating activity
- Periodic Synchronization activity

#### 12.4.1.1 Activity Overview

GAP API provides a set of command messages allowing to:

- Create an activity (GAPM\_ACTIVITY\_CREATE\_CMD)
- Start a created activity (GAPM\_ACTIVITY\_START\_CMD)
- Stop a started activity (GAPM\_ACTIVITY\_STOP\_CMD)
- Delete a created activity (GAPM\_ACTIVITY\_DELETE\_CMD)

A descriptions of these commands can be found in the *CEVA Gap Interface Specification*.



**Figure 13. Activity Life Cycle**

Figure 13 shows an overview of the life cycle of an activity.

- Before being usable, an activity must first be created.
- The activity must then be started.
- The activity can be considered finished after one of several events has occurred:
  - Request is received from application
  - Timeout
  - End of requested operation (after connection, synchronization,...)
- An activity can either be started again, if the application needs to perform the same procedure, or it can be deleted so that the allocated structure can be reused by another activity.

## Montana Firmware Reference

NOTE: It is not possible to directly update an activity's parameters. Instead, the application must create another activity with different parameters.

The number of activities that can be created in parallel depends on how many activities are supported by the upper layers. However, a few rules exist about the activities that can be started in parallel:

- It is possible to create and start several advertising activities in parallel.
- It is not possible to start two scanning or two initiating activities in parallel, due to HCI commands not allowing management of such operations, because management of such operations is not supported by HCI commands. However, it is possible to create two such activities in parallel.
- It is possible to start one scanning and one initiating activity in parallel with each other.

#### 12.4.1.2 Advertising Activity

An advertising activity can be run on a device that is configured as a broadcaster device.

An advertising activity is defined by its discoverable and connectable modes, as described in [Table 25](#).

**Table 25. Advertising Activity Modes**

Discoverable Mode	Connectable Mode
<p>Non-discoverable mode:</p> <p>Procedure that can be limited in time. A device in this mode cannot be found by a general or limited discovery procedure.</p> <p>Filtering policy or targeted address can be used in this procedure.</p> <p>In AD_TYPE flag of advertising data, LE general and LE limited discoverable flag are set to zero.</p>	<p>Non-connectable mode:</p> <p>A device in this mode cannot be connected by a central device.</p>
<p>General discoverable mode:</p> <p>Procedure without duration limit. A device in this mode can be found by a general discovery procedure.</p> <p>Whitelist shall not be involved in this mode.</p> <p>In AD_TYPE flag of advertising data, LE general is set to 1 and LE limited discoverable flag is set to zero.</p>	<p>Undirected-connectable mode:</p> <p>A device in this mode can accept connection from any device or from device present in the whitelist.</p>
<p>Limited discoverable mode:</p> <p>Procedure with a limited duration. A device in this mode can be found either by a general or limited discovery procedure.</p> <p>Whitelist is not involved in this mode.</p> <p>In AD_TYPE flag of advertising data, LE general is set to zero and LE limited discoverable flag is set to 1.</p>	<p>Directed-connectable mode:</p> <p>A device in this mode can accept connection only by the targeted address.</p>

In this table, the Periodic Advertising Synchronizability mode and Broadcast mode are missing.

## Montana Firmware Reference

- Periodic Advertising Synchronizability mode is neither a connectable mode nor a discoverable mode. A device in this mode sends synchronization information about periodic advertising.
- Broadcast mode is a non-connectable and non-discoverable mode.

Creation of advertising activity is possible using the GAPM\_ACTIVITY\_CREATE\_CMD message, which allows creation of three different types of advertising:

- Legacy advertising activity
- Extended advertising activity
- Periodic advertising activity

NOTE: The discoverability modes such as non-discoverable mode, general discoverable mode and limited discoverable mode are considered as a property of the advertising mode.

#### 12.4.1.2.1 Advertising Properties

The advertising properties are used to describe the content of advertising packets or behavior of the advertising activity. This section provides a small description for each of the configurable properties.

##### *Directed*

This property means that a specific device is targeted by the advertiser; the targeted device address is present in the advertising packet. For legacy advertising this applies only in connectable mode, but this is not the case for extended advertising.

##### *High Duty Cycle*

This property applies only in legacy direct advertising. The controller advertises the direct connectable packet for 1.28 s, with an advertising interval  $\leq 3.75$  ms.

##### *Scannable*

Advertising activity opens an RX window to receive a scan request packet, and sends in reply a scan response packet.

##### *Connectable*

Advertising activity opens an RX window to receive a connect request packet. This property is mandatory to start a connection as slave.

##### *Anonymous*

This applies only in extended advertising that is neither connectable nor scannable. The device address is not present at all in the advertised packet, but the packet can contain a targeted address.

##### *TX Power*

This applies only in extended advertising, and means that transmit power is present in an advertising packet.

##### *Scan Request Notification*

When a scan request packet is received over the air, a scan report is triggered to inform the application about observer device present over the air.



## Montana Firmware Reference

*Filter Policy*

This indicates if the whitelist is involved, or not to accept scan requests or connect requests. This property applies only for non-discoverable mode advertising.

**12.4.1.2.2 Legacy Advertising Activity**

The create legacy advertising activity operation allows an application to start legacy advertising on primary advertising channels (37, 38, and 39) at 1 Mb/s. [Table 26](#) shows properties available for each kind of advertising mode supported for legacy advertising.

**Table 26. Advertising Properties for Legacy Advertising (Primary Channel Only)**

<b>Modes/Properties</b> <b>0: Must be Disabled</b> <b>1: Must be Active</b> <b>X: Can be Either Active or Disabled</b>	<b>Disc Mode</b>	<b>High Duty Cycle</b>	<b>Directed</b>	<b>Scannable</b>	<b>Connectable</b>	<b>TX Packet Type</b>
Non-connectable	Non-disc (Broadcaster mode)	0	0	X	0	
	Limited	0	0	X	0	
	General	0	0	X	0	
Undirected connectable	Non-disc	0	0	1	1	ADV_IND
	Limited	0	0	1	1	
	General	0	0	1	1	
Directed connectable	Non-disc	X	1	0	1	ADV_DIRECT_IND

**12.4.1.2.3 Extended Advertising Activity**

The create extended advertising activity operation allows an application to start extended advertising on secondary advertising channels (0 to 36) using 1 Mb/s, 2 Mb/s, or LE Coded PHY. [Table 27](#) shows properties available for each kind of advertising mode supported for extended advertising.

NOTE: Advertising extension does not support to have both connectable and scannable modes (scannable means that advertiser replies to AUX\_SCAN\_REQ). So it is possible to set the scan response data only for non-connected modes if the scan property is set.

## Montana Firmware Reference

Table 27. Advertising Properties for Extended Advertising (Secondary Channel Usage)

Modes/Properties  0: Must be Disabled 1: Must be Active X: Can be Either Active or Disabled	Disc Mode	Anonymous	Directed	Scannable	Connectable
Non-connectable	General	0	0	X	0
	Limited	0	0	X	0
	Non-disc (Broadcaster Mode)	0	X	X	0
	Non-disc (Broadcaster Mode)	1	X	0	0
Undirected connectable	Non-disc	0	0	0	1
	General	0	0	0	1
	Limited	0	0	0	1
Directed connectable	Non-disc	0	1	0	1

## 12.4.1.2.4 Periodic Advertising Activity

The create periodic advertising activity operation allows an application to start a periodic advertising on secondary advertising channels (0 to 36) using 1 Mb/s, 2 Mb/s or LE Coded PHY. In order for a scanner to get information about position of the periodic advertising, a non-connectable and non-scannable extended advertising activity is started.

With this activity it is possible to set advertising data (limited to one fragment) and periodic advertising data.

Table 28 shows properties available for periodic advertising.

Table 28. Advertising Properties for Periodic Advertising (Secondary Channel Usage)

Modes/Properties  0: Must be Disabled 1: Must be Active X: Can be Either Active or Disabled	Disc Mode	Anonymous	Directed	Scannable	Connectable
Periodic Advertising Synchronizability	General	0	0	0	0
	Limited	0	0	0	0
	Non-disc	0	X	0	0

## 12.4.1.3 Scanning Activity

The purpose of the scanning activity is the reception of advertising packets. The Observer or Central role is mandatory for the creation of a scanning activity. Scanning activities are managed by the GAPM SCAN module.

**Montana Firmware Reference**

Six scanning modes are available:

*Observer Mode*

A passive or an active scan procedure with non-limited duration. In this mode, the application is notified about any received advertising data, whatever its type.

*Selective Observer Mode*

A passive or active scan procedure with non-limited duration using whitelist filtering.

*General Discovery*

A passive or an active scan procedure with a limited duration. In this mode, a device is able to discover advertiser devices broadcasting data in limited or general discoverable mode. Do not use the whitelist.

*Limited Discovery*

Passive or an active scan procedure with a limited duration. In this mode, a device is able to discover advertiser devices broadcasting data in limited discoverable mode. Do not use the whitelist.

*General Connectable Discovery*

Discover all connectable devices.

*Selective Connectable Discovery*

Discover connectable devices using whitelist filtering.

NOTE: Due to the content of HCI LE Extended Set Scan Param/Enable commands, a scanning activity cannot be started in parallel with another scanning activity.

Scan can be performed on LE 1M PHY or LE Coded PHY, or on both PHYs in parallel.

**12.4.1.4 Initiating Activity**

The purpose of initiating activity is the establishment of a Bluetooth Low Energy connection as master. This implies that support of the Central role is mandatory for creation of an initiating activity. Initiating activities are managed by GAPM INIT module.

Three connection modes are available:

*Direct Connection Establishment*

This procedure initiates a connection with a specific device.

*Automatic Connection Establishment*

This procedure makes use of the whitelist to establish a connection with known devices. The application needs to set the whitelist before starting this activity. As soon as connection with one of the whitelisted devices is established, the activity autonomously restarts the connection establishment procedure for the next device, until all desired connections have been established.

*Name Discovery*

As soon as connection is established, this procedure performs a read of the device name characteristic (GATT UUID 0x2A00) and then disconnects. The device name is sent to the application by using the GAPM\_PEER\_NAME\_IND message.

NOTE: Based on the content of the HCI LE Extended Creation Connection command, only one initiating activity can be started at a given time.

#### 12.4.1.5 Periodic Synchronization Activity

The periodic synchronization activity is used to perform a periodic advertising synchronization establishment procedure. Periodic synchronization activity is managed by the GAPM\_PER\_SYNC module. Observer mode needs to be supported for creation of a periodic synchronization activity.

To establish a synchronization, there are two possible options: waiting information from an existing link using a periodic advertising sync transfer from a peer device, or establishing synchronization without a connection. When not using a connection, it is mandatory to start a scan activity in parallel. This scan activity can be started before or after the periodic synchronization activity.

In the case of a periodic sync transfer, activity must be started with the connection index before expecting sync information from a peer device.

Once the activity has been created, it can be started using the GAPM\_ACTIVITY\_START\_CMD message to synchronize with either one specific device (general type) or any of the devices present in the periodic advertising list (selective type).

NOTE: It is not allowed for two periodic synchronization activities to be waiting for synchronization at a same time.

## CHAPTER 13

# Bluetooth and Kernel Library

---

This topic describes:

- The custom application programming interface (API) for the event kernel and Bluetooth stack library
- The Bluetooth abstraction API that provides a simplified access to the Bluetooth stack library
- Using the event kernel and Bluetooth stack in an application

### 13.1 USE OF THE EVENT KERNEL AND BLUETOOTH STACK

Applications using the event kernel and Bluetooth Stack make use of both the custom API, described in [Section 13.2 “Baseband and Kernel Functions”](#), and standard event kernel and Bluetooth Stack APIs, as described in the provided CEVA/RivieraWaves documentation.

**IMPORTANT:** To ensure Bluetooth connection stability, the Event Kernel and Bluetooth stack require that their interrupts be handled in a timely manner. For maximum Bluetooth stability, their interrupts must remain enabled throughout a connection interval and must be configured as the highest priority interrupts in the system to avoid preemption. For more information, see [Section 13.2 “Baseband and Kernel Functions”](#) on page 103.

To assist in understanding the event kernel and Bluetooth stack, the following sections outline the customary usage of these components within the context of a typical application use case.

#### 13.1.1 The Kernel Scheduler

The kernel scheduler is responsible for constantly checking messages communicated by different tasks. Applications might use as few as one task, although more complex applications typically include several tasks. Additionally, applications can contain multiple instances of the same task.

Different application tasks control different Bluetooth Low Energy functionalities. An application sometimes needs to communicate with different tasks, such as GAPM, GAPC, GATTM, GATTC, and different standard and custom profiles (services). The kernel scheduler is responsible for handling these messages.

When the application needs to send a message, it allocates memory in the kernel buffer, fills in the message with any parameter that it wants to send, and then fills in the source address and destination address as the message identifier. The application calls a function from the kernel asking to send this message to the destination. The kernel scheduler checks that buffer. If it is filled, the scheduler sends the message to the destination task by automatically calling a pre-defined message handler. The kernel scheduler also handles all timers used by the stack, services, or application. When a timer expires, the kernel scheduler automatically calls a function or message handler allocated to the timer's identifier.

#### 13.1.2 Message Handlers

Coordinating with the event scheduler, the message handlers manage any request or command associated with a scheduled event.

For example, any message, request or command sent from the application to the GAPM has an associated GAPM\_COMPLETE event. This event message is sent from the stack to the application. Based on its message identifier, this message is called automatically by the kernel.

**NOTE:** We recommend that users read the CEVA documentation for GATT and GAP before attempting to add their own message handler for a specific API or message.

## Montana Firmware Reference

To add a message handler, you first need to add `DEFINE_MESSAGE_HANDLER` in the corresponding `.h` file, and define a function in the corresponding file, which can be `ble_standard.h`, `application.h`, or `standard_profile.h`.

To add a message handler, users must:

1. Add a task message ID for the handler to the message enumeration used by the application.
2. Add a callback function and function prototype that executes when an event with the task message ID added in step 1 occurs.
3. Register the task message ID and callback function using:

```
MsgHandler_Add(ke_msg_id_t const msg_id, MsgHandlerCallback_t callback);
```

### 13.1.3 Core Bluetooth Profiles

Core Bluetooth profiles provide the standard communications structures needed to communicate between devices and to organize Bluetooth data. These core profiles are listed here:

- The Generic Access Profile (GAP) contains standard compliant implementations of the broadcasting and connecting mechanisms by which a Bluetooth Low Energy device can communicate with the outside world. The GAP implementation is divided into GAPM (GAP Manager) and GAPC (GAP Controller) services, and is described in the GAP Interface Specification.
- The Generic Attribute Profile (GATT) contains rules for how attributes (data) are formatted, packaged, and sent between Bluetooth Low Energy devices once they have a dedicated connection. The GATT implementation is divided into GATTM (GATT Manager) and GATTC (GATT Controller) services, and is described in CEVA's GATT Interface Specification.

### 13.1.4 Standard Profiles and Services

Standard services are pre-defined data structures and methods, which Bluetooth Low Energy devices can use to communicate Bluetooth-specific data between devices in a standardized way. Standard profiles define how a group of one or more services interact and are used.

The attributes of standard services are already recognized by the Bluetooth Low Energy stack, so you do not need to list the attributes when adding standard services to an application. Each standard service has a 16-bit UUID (unique numeric identifier).

### 13.1.5 Custom Profiles and Services

Custom services, like standard services, are data structures, and the methods which Bluetooth Low Energy devices can use to communicate with, and work with, your Bluetooth Low Energy applications to add functionality. Unlike standard services, custom services are not pre-defined. Users control what custom services do, creating them to meet the needs of their own applications. For custom services, a list all of the attributes needed for the service must be provided to the stack, because the stack cannot automatically tell which attributes to add. Each custom service needs a 128-bit UUID.

Custom profiles can be defined that use both standard and custom services in similar ways to standard profiles.

### 13.1.6 Event Kernel and Bluetooth Low Energy Library Initialization and Execution

When using the event kernel and Bluetooth stack in a user application, the application must:

## Montana Firmware Reference

- Initialize the event kernel and Bluetooth stack using the `BLE_Initialize()` function, described in [Section 13.2 “Baseband and Kernel Functions”](#).
- Periodically execute the kernel scheduler using the `BLE_Kernel_Process()` function, described in [Section 11.3 “Scheduler”](#).
  - For proper operation, this function must be called in the application’s main loop prior to placing the core into a state waiting for an interrupt.
  - If using low power modes, the `BLE_Baseband_Sleep()` function needs to be called after running the event scheduler before going to sleep. Only transition the device to Sleep Mode or Standby Mode if this function returns `RWIP_DEEP_SLEEP`.

NOTE: While connected to a remote device, the application must allow Bluetooth- and RF-related interrupts to be handled regularly, by not disabling and blocking interrupts for multiple Bluetooth connection periods.

### 13.2 BASEBAND AND KERNEL FUNCTIONS

To maximize the Bluetooth Low Energy connection stability, the stack must be provided sufficient processing time. We recommended that you:

1. Set the stack interrupts to the highest priority to prevent preemption or ISR processing delays.
2. Minimize the continuous time when interrupts are disabled
3. Have the application call `BLE_Kernel_Process()` at least once per Bluetooth connection interval.

In the current sample code, all Bluetooth and non-Bluetooth interrupt priorities are set to 0 (highest priority). In future SDK updates, the priority of non-Bluetooth interrupts will be lowered. We recommend that customers make this change to their own code to lower the priority of all non-Bluetooth interrupts to maximize the Bluetooth Low Energy connection stability.

Use of the event kernel and baseband are primarily supported by the functions described in the ["Event Kernel Support Functions" table \(Table 29\)](#). These functions initialize and execute these components, while supporting transitions between different power modes. Function prototypes for these functions are included through *ble.h*, and these prototypes are defined in *ble/rwip.h*.

**Table 29. Event Kernel Support Functions**

Function	Description
<code>BLE_Initialize</code>	Initialize the event kernel and Bluetooth baseband for use within an application.
<code>BLE_Baseband_Sleep</code>	Place the Bluetooth baseband to sleep if the current Bluetooth Low Energy stack and the event kernel state indicate it is safe.
<code>BLE_Kernel_Process</code>	Execute any pending events that have been scheduled with the event kernel.
<code>BLE_Baseband_Is_Awake</code>	Check if the Bluetooth baseband is awake.

#### 13.2.1 BLE\_Initialize

**Prototype:**

```
void BLE_Initialize(uint8_t * param_ptr)
```

## Montana Firmware Reference

## Parameters:

Table 30. BLE\_Initialize Parameters

Type	Parameters	Description
uint8_t *	param_ptr	Reserved for future use (input/output parameter)

## Return:

None

## Description:

Initializes the Bluetooth Low Energy stack and the event kernel for use within an application.

## Example

```
/* Initialize the kernel and Bluetooth stack */
uint8_t param;
BLE_Initialize(&param);
```

## 13.2.2 BLE\_Baseband\_Sleep

## Prototype:

```
uint8_t BLE_Baseband_Sleep(struct ble_sleep_api_param_tag *param_ptr)
```

## Parameters:

Table 31. BLE\_Baseband\_Sleep Parameters

Type	Parameters	Description
struct ble_sleep_api_param_tag *	param_ptr	<p>param_ptr.app_sleep_request = Application sleep request; set to 1 if the Bluetooth baseband is intended to go to sleep when possible, 0 if the system is meant to stay awake</p> <p>param_ptr.max_sleep_duration = Requested maximum sleep duration in multiples of 312.5 <math>\mu</math>s (if set to zero, no maximum sleep duration is used)</p> <p>param_ptr.min_sleep_duration = Requested minimum sleep duration in <math>\mu</math>s</p> <p>param_ptr.calculated_sleep_duration = Return value, in low power baseband clock cycles, providing the calculated time written to the BB_DEEPSLWKUP register</p>



## Montana Firmware Reference

NOTE: Minimum sleep duration that `BLE_BASEBAND_SLEEP()` sets is the maximum value of `min_sleep_duration` and the `BB_ENBPRESET_TWOSC` bit field from the `BB_ENBPRESET` register.

**Return:**

Allowed sleep state.

- `RWIP_DEEP_SLEEP` if the baseband controller has been put to sleep, the baseband timer is set, and the core can switch to Sleep Mode (after saving the baseband and RF registers) or Standby Mode.
- `RWIP_CPU_SLEEP` if the core can be put to sleep, but the system is not meant to enter Sleep Mode or Standby Mode.
- `RWIP_ACTIVE` otherwise.

**Description:**

A user application needs to call this function when sending the Bluetooth Low Energy stack into Sleep Mode. This function checks whether it is the right time for the event kernel and Bluetooth Low Energy stack to go to sleep or not. If the return value is `RWIP_DEEP_SLEEP`, the BB controller is already in sleep and the BB timer has been started with the desired sleep duration.

**Example:**

```
/* Attempt to place the device to sleep */
struct ble_sleep_api_param_tag param;
param.app_sleep_request = 1;
param.max_sleep_duration = MAX_SLEEP_DURATION;
param.min_sleep_duration = MIN_SLEEP_DURATION;

switch(BLE_Baseband_Sleep(&param))
{
    case RWIP_DEEP_SLEEP:
    {
        /* Save the baseband and RF registers, then go to sleep */
        BB_Sleep(POWER_MODE);
        break;
    }
    case RWIP_CPU_SLEEP:
    {
        /* Wait for interrupt */
        __WFI();
        break;
    }
    case RWIP_ACTIVE:
    default:
    {
    }
}
```

**13.2.3 BLE\_Kernel\_Process****Prototype:**

```
void BLE_Kernel_Process(void)
```

## Montana Firmware Reference

**Parameters:**

None

**Return:**

None

**Description:**

Execute any pending events that have been scheduled with the event kernel.

**Example:**

```
/* Main application loop:
 * - Run the kernel scheduler
 * - Refresh the watchdog and wait for an interrupt before continuing */
while (1)
{
    BLE_Kernel_Process();

    /* Refresh the watchdog timer */
    SYS_WATCHDOG_REFRESH();

    /* Wait for an event before executing the scheduler again */
    __WFI();
}
```

**13.2.4 BLE\_Baseband\_Is\_Awake****Prototype:**

```
bool BLE_Baseband_Is_Awake(void)
```

**Parameters:**

None

**Return:**

True if the Bluetooth baseband is awake, false otherwise.

**Description:**

Check if the Bluetooth baseband is awake.

**Example:**

```
/* Check if the Bluetooth baseband is still awake */
if (BLE_Baseband_Is_Awake())
{
    BLE_Baseband_Sleep(&param);
}
```

## Montana Firmware Reference

## 13.3 MANAGING BLUETOOTH LOW ENERGY STACK RAM USAGE

The Bluetooth Low Energy stack is provided as a compiled library and cannot be modified by the user. However, some of the stack variables are defined at the application level, and the user has some control over the size of these variables. This is a guide to optimizing stack RAM memory usage by adjusting the application level variable defines as dependent upon the application use case.

The application level variables are defined to support the maximum number of connections and activities, which is 10 and 11 respectively. (See the CEVA documentation provided with your Montana download, in the default location `C:\Users\<user_name>\ON_Semiconductor\PACK\ONSemiconductor\Montana\<version>\documentation\ceva.`) If the application use case does not require the maximum number of connections and activities, application level variable sizes can be reduced to save memory.

NOTE: It is not recommended to adjust application level variable sizes in the HCI stack, as this can adversely affect Bluetooth certification.

The simplest method and recommended starting point to reduce stack memory usage is to reduce the value of `APP_MAX_NB_CON`. This scales most of the other application level variables as well, resulting in a reduction of memory usage. This is usually sufficient for most users. If you are an advanced user requiring further optimization, read on.

The memory allocated by the stack is divided into different parts. The first part comprises the required environment and global variables that are independent of the number of connections or activities. This part cannot be changed by developers.

The second part is heap memory, which the kernel takes as a global variable (*.bss* section), and later the kernel and the Bluetooth Low Energy stack use it as the heap memory for their procedures. It is divided into four parts:

- Environment variables
- Message heap memory
- Data base memory
- Non-retention memory

By default, all parameters are set to address the maximum number of connections and activities, which are 10 and 11 respectively. If definition `APP_HEAP_SIZE_DEFINED` is defined in the *app.h* file of any Bluetooth Low Energy application, then the heap sizes can be customized in the *ble\_protocol\_support.c* file (where they are defined and allocated). The following code example shows how the required memory sizes can be calculated (defined in *ble\_protocol\_support.c*).

```
/// Memory allocated for environment variables
uint32_t rwip_heap_env[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_ENV_SIZE)];
/// Memory allocated for Attribute database
uint32_t rwip_heap_db[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_DB_SIZE)];
/// Memory allocated for kernel messages
uint32_t rwip_heap_msg[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_MSG_SIZE)];
/// Non Retention memory block
uint32_t rwip_heap_non_ret[RWIP_CALC_HEAP_LEN(APP_RWIP_HEAP_NON_RET_SIZE)];
```

We assume:

`APP_MAX_NB_ACTIVITY` and `APP_MAX_NB_CON` are defined in the application, based on the application's use case. Please note that `PP_BLE_CONNECTION_MAX` needs to be at least one value bigger than `APP_MAX_NB_CON`.

## Montana Firmware Reference

```

APP_RWIP_HEAP_ENV_SIZE =
(600 + (APP_MAX_NB_ACTIVITY) * 230)
+ APP_MAX_NB_CON * ((sizeof(struct gapc_env_tag)
+ KE_HEAP_MEM_RESERVED)
+ (sizeof(struct gattc_env_tag) + KE_HEAP_MEM_RESERVED)
+ (sizeof(struct l2cc_env_tag) + KE_HEAP_MEM_RESERVED))
+ ((APP_MAX_NB_ACTIVITY) * (sizeof(struct gapm_actv_scan_tag)
+ KE_HEAP_MEM_RESERVED))

```

APP\_RWIP\_HEAP\_DB\_SIZE: This depends on how much data base memory (GATT services) is added. The default value is 3072 bytes, but developers can choose a smaller value based on their use case.

```

APP_RWIP_HEAP_MSG_SIZE =
(1650 + 2 * ((16 + (APP_MAX_NB_ACTIVITY - 1) * 56)
+ (58 + (APP_MAX_NB_ACTIVITY - 1) * 26)
+ ((APP_MAX_NB_ACTIVITY) * 66)
+ ((APP_MAX_NB_ACTIVITY) * 100)
+ ((APP_MAX_NB_ACTIVITY) * 12)))
+ (((BLEHL_HEAP_MSG_SIZE_PER_CON * APP_MAX_NB_CON) > BLEHL_HEAP_DATA_THP_SIZE)
?
(BLEHL_HEAP_MSG_SIZE_PER_CON * APP_MAX_NB_CON) : BLEHL_HEAP_DATA_THP_SIZE)

```

APP\_RWIP\_HEAP\_NON\_RET\_SIZE: By default, this is set to 656 bytes. It is used for security algorithm calculations. This part of memory does not need to be in retention mode when the use case calls for keeping the Bluetooth Low Energy link active and going to sleep with VDDM in retention. If enough memory is allocated — for example, in the database — the kernel can allocate this part of memory from another heap. Developers need to make sure that this default amount of memory is available, in non-ret heap or in another heap.

In this way, users can set their own APP\_MAX\_NB\_CON and APP\_MAX\_NB\_ACTIVITY values, and decrease the memory size allocated by default settings.

### 13.3.1 Bluetooth Low Energy Link Layer Metrics

A user application can enable link metrics counters through the following API:

```

uint8_t BLE_Link_Metrics(uint8_t en, uint8_t actidx, struct ble_link_metrics
*metricsPtr)

```

In an application, this function can be brought in at any time by setting `en` to 0x1 and then calling the API. The API is disabled by calling it with `en` set to zero.

The user application also needs to set the activity index associated with the desired Bluetooth Low Energy link, and to provide a pointer to the area of memory where the Bluetooth Low Energy stack holds the counter values so that the application can read them at any time.

We recommend that the API be activated at link establishment when `GAPC_CONNECTION_REQ_IND` is received, and disabled at disconnection when `GAPC_DISCONNECT_IND` is received.

#### 13.3.1.1 BLE\_Link\_Metrics

```

uint8_t BLE_Link_Metrics(uint8_t en, uint8_t actidx, struct ble_link_metrics
*metricsPtr)

```

**Location:** `lld_con.c`: 3643

## Montana Firmware Reference

This function enables/disables Bluetooth low energy metrics counters.

**Returns:**

Return value from this function indicates if the requested action (enable/disable) done successfully by the application.

**Example code for BLE\_Link\_Metrics:**

```
BLE_Link_Metrics(1, activityIndex, &metricsPtr);
```

**Parameters:**

Direction	Name	Description
in	<i>en</i>	Enable value (1=enable, 0=disable)
in	<i>actidx</i>	Bluetooth Low Energy link Activity identifier
in	<i>metricsPtr</i>	Pointer to ble_link_metrics to hold counter values
out	<i>Return value</i>	Return status and indicates if requested action (enable/disable) done successfully by the application <ul style="list-style-type: none"> <li>• Zero (successful)</li> <li>• Not zero otherwise</li> </ul>

**13.3.2 Bluetooth Stack Supporting API Functions****13.3.2.1 Device\_BLE\_Param\_Get****Prototype:**

```
uint8_t Device_BLE_Param_Get(uint8_t param_id, uint8_t *lengthPtr, uint8_t *buf)
```

This is a callback function that is called by the Bluetooth stack whenever the associated data is required. If the application returns PARAM\_OK, it means that requested parameter is provided by the application; if it returns PARAM\_FAIL, it means the stack can use the default settings/parameters.

In this function there is a switch/case, described below:

- PARAM\_ID\_BD\_ADDRESS: the global public address of the device
- PARAM\_ID\_LPCLK\_DRIFT: the clock accuracy in ppm for the low power clock. There are three clock sources: XTAL32, RC OSC 32, and clock input from a GPIO[0- 3]. By default it is 500 ppm, but the application can provide another value based on the clock accuracy used. For the central role it is not expected to be bigger than 500.
- PARAM\_ID\_ACTCLK\_DRIFT: the clock accuracy of XTAL 48 MHz in ppm that depends on the XTAL component used in PCB. If it is not provided by application maximum, 50 ppm will be used.
- PARAM\_ID\_OSC\_WAKEUP\_TIME: the time that, after wakeup from a low power mode, XTAL48 and other blocks of need time to power up and be ready. The value is in  $\mu$ s.
- PARAM\_ID\_CH\_ASS\_EN: can be used in a central role to indicate if the channel assessment mechanism needs to be executed by the stack or not. It has True and False values.

## Montana Firmware Reference

- `PARAM_ID_LPCLK_NO_XTAL32K`: determines if a XTAL 32768 Hz is used as the low power clock source or another option of clock source/value is used. If 32768 Hz with maximum 500 ppm is not used, then the actual clock value can be provided by calling `LPCLK_PeriodValue_Set(LPCLK_PERIOD_VALUE)`; refer to sample application code.
- `PARAM_ID_LE_PRIVATE_KEY_P256` and `PARAM_ID_LE_PUBLIC_KEY_P256`: if ECC public and private keys are provided by the application, this can be used for debugging purposes or for use cases where an application needs to generate the keys by itself (using the Arm CryptoCell-312 hardware accelerator or any other way) rather than having them generated by the Bluetooth stack.
- `PARAM_ID_LE_DBG_FIXED_P256_KEY`: values are True or False, indicating if the stack should use forced keys provided by application or not.
- `PARAM_ID_CH_ASSESS_PARAMS`: when a channel assessment algorithm is enabled by the application, the related parameters can be provided through this case that need to follow `struct channel_map_assess_tag`.
- `PARAM_ID_DTM_ANT_ID_TO_PTRN_PARAMS`: for antenna-switching use cases, the antennal pattern table can be provided through this case.
- `PARAM_ID_CUSTOMIZED_HEAP_SIZE`: if an application needs to control and define the memory size used by the Bluetooth stack (stack heap), the four heap sizes values can be provided; otherwise the stack will use default sizes. (Refer to the *Firmware Reference* for details).

#### 13.3.2.2 platform\_reset

Prototype:

```
void platform_reset(uint32_t error)
```

This function is called whenever the stack memory is full, so that the application can be notified of the situation and handle it accordingly.

#### 13.3.2.3 srand\_func

Prototype:

```
void srand_func(uint32_t seed)
```

This provides a seed value for the `rand()` function used in the stack.

#### 13.3.2.4 rand\_func

Prototype:

```
int rand_func(void)
```

Instead of the C `rand` function, the application can provide its own implementation or use the TRNG accelerator from the Arm CryptoCell-312.

#### 13.3.2.5 Device\_RF\_RSSI\_Convert

Prototype:

```
int8_t Device_RF_RSSI_Convert(uint8_t rssi_reg)
```

## Montana Firmware Reference

This function can be used by application to convert or read the RF RSSI register to an actual dBm value. A general function is provided, but RSSI needs calibration for use cases that need a more accurate RSSI.

## 13.3.2.6 Device\_RF\_TxPwr\_Get\_dBm

## Prototype:

```
int8_t Device_RF_TxPwr_Get_dBm(uint8_t txpwr_idx)
```

This callback function is called whenever the stack needs to convert the RF0\_REG1A\_PA\_PWR\_PA\_PWR\_BYTE field of register RF0\_REG1A to a dBm value.

## 13.3.2.7 Device\_RF\_TxPwr\_Get\_Idx

## Prototype:

```
uint8_t Device_RF_TxPwr_Get_Idx(int8_t txpwr_dbm)
```

This callback function is used whenever the stack is converting output power in dBm to a value used to set the RF0\_REG1A\_PA\_PWR\_PA\_PWR\_BYTE field of register RF0\_REG1A.

## 13.3.2.8 BLE\_Set\_RxStatusCallback

## Prototype:

```
void App_RxStatus_Callback(uint8_t *actidx, uint16_t *status, uint8_t *rssi, uint8_t *chnl, uint16_t *length)
```

## Parameters:

- \*actidx
- \*status
- \*rssi
- \*chnl
- \*length

## Return:

The returned RSSI is a raw RSSI register read value and needs to be converted to dBm.

## Description:

This API can register an application callback function, so that whenever a packet is received, the Bluetooth Low Energy stack calls that callback function and returns the listed parameters as arguments of that function.

## Examples:

```
/* registering a callback function any time in application after Bluetooth Low Energy
initialization */

BLE_Set_RxStatusCallback(App_RxStatus_Callback);

/*callback function:*/
```

## Montana Firmware Reference

```

void App_RxStatus_Callback(uint8_t *actidx, uint16_t *status, uint8_t *rssi, uint8_t
*chnl, uint16_t *length)
{
    int8_t calculated_rssi = ((0.328 * (*rssi)) - 108);

    if(*status == 0)
    {
        swmTrace_printf("\n\r actidx = %d, status = %d, rssi = %d, chnl= %d, length =
%d", *actidx, *status, calculated_rssi, *chnl, *length);    }
    }

    /* When this functionality is required another API needs to be called before BLE_
Initialize() is called, as shown below: */

    BLE_Set_RFOffSeqMode(1);
    uint8_t param_ptr;

    BLE_Initialize(&param_ptr);

```

This information is only valid if the status of the received packet is zero (no error). The callback function does not consume a great deal of processing time, as it is called in the Bluetooth Low Energy RX ISR.

A rough estimation formula can be used as shown below, but in general the RSSI needs to be calibrated to take into account sample-to-sample variation, and channel variation that depends on PCB, XTAL48 trimming, and antenna/matching circuit design. Changes in temperature can also cause variation.

### 13.3.2.9 BLE\_Set\_ScanConIndStatusCallback

#### Prototype:

```
BLE_Set_ScanConIndStatusCallback(App_ScanConIndStatus_Callback);
```

#### Parameters:

none

#### Return:

The returned RSSI is a raw RSSI register read value and needs to be converted to dBm.

#### Description:

Through this function, it is possible to register an application callback function to access the channel number and RSSI for any successfully received scan request and connection indication. It requires that `BLE_Set_RFOffSeqMode(1)` be called in advance.

#### Example:

```

BLE_Set_ScanConIndStatusCallback(App_ScanConIndStatus_Callback);

void App_ScanConIndStatus_Callback(uint8_t *type, uint8_t *rssi, uint8_t *chnl)
{

```



```

    int8_t calculated_rssi = ((0.328 * (*rssi)) - 108);
    if(*type == BLE_SCAN_REQ)
    {
        swmTrace_printf("\n\r  SCAN_REQ, rssi = %d, chnl= %d", calculated_rssi,
*chnl);
    }

    else if(*type == BLE_CONNECT_IND)
    {
        swmTrace_printf("\n\r  CONNECT_IND, rssi = %d, chnl= %d", calculated_rssi,
*chnl);
    }

}

```

### 13.3.2.10 Hci\_Vs\_Cmd\_App\_Func

#### Prototype:

```

uint8_t Hci_Vs_Cmd_App_Func(uint8_t cmd_code,
uint8_t length, uint8_t *data_buf,
uint8_t *result_length, uint8_t *result_data)

```

#### Parameters:

- cmd\_code
- length
- \*data\_buf
- \*result\_length
- \*result\_data

#### Return:

Status.

#### Description:

When running an hci application that uses the HCI variant of the Bluetooth Low Energy stack to support HCI commands over UART, HCI\_DBG\_VS\_APP\_CMD\_OPCODE needs to be implemented in the application. This allows users to develop any desired vendor-specific command. The format of the message is handled by the stack, and the application needs to have a function implemented such that it can interpret the command code, input parameters length, and data, and sends a response with the status, length and data. Some of the command codes are used by RF tools, so users can add unused command codes.

#### Example:

```

uint8_t Hci_Vs_Cmd_App_Func(uint8_t cmd_code,
uint8_t length, uint8_t *data_buf,
uint8_t *result_length, uint8_t *result_data)
{
    uint8_t status = CO_ERROR_NO_ERROR;
    *result_length = 0;
    uint16_t freq_Mhz;
    int8_t pwr_dBm, txOrRx; /* 0: Tx, 1:Tx */

    switch(cmd_code)

```

## Montana Firmware Reference

```

{ case HCI_VS_RF_CW_ENABLE_CMD_CODE: txOrRx = data_buf[0]; freq_Mhz = (data_buf[1] +
(data_buf[2] << 8)); //TODO break;
case HCI_VS_RF_CW_DISABLE_CMD_CODE: //TODO break; case HCI_VS_RF_OUTPUT_PWR_CMD_CODE:
pwr_dBm =
(int8_t)data_buf[0]; //TODO To be replace with HAL RF set output power function break;
default: status =
CO_ERROR_INVALID_HCI_PARAM; break; }

return(status);

}

```

The above commands are implemented and can be found in the *hci* sample code.

### 13.4 BLUETOOTH LOW ENERGY ABSTRACTION

The Bluetooth Low Energy abstraction is a wrapper for the Bluetooth APIs provided by CEVA for the RSL15 device. This provides a simplified API to access the Bluetooth components, which can be included through the *ble\_abstraction.h* header. Component wrappers include:

#### *Generic Access Profile (GAP)*

This profile defines the generic procedures related to discovery of Bluetooth devices (idle mode procedures), link management aspects of connecting to Bluetooth devices (connection mode procedures), and management of security procedures.

As defined in *ble\_gap.h* / *ble\_gap.c*, this portion of the Bluetooth abstraction API extends the GAP support described in *RW-BLE-GAP-IS.pdf*.

#### *Generic Attribute Profile (GATT)*

This profile provides a service framework using the Bluetooth attribute protocol for discovering services, and for reading and writing characteristic values on a peer device.

As defined in *ble\_gatt.h* / *ble\_gatt.c*, this portion of the Bluetooth abstraction API extends the GATT support described in *RW-BLE-GATT-IS.pdf*.

#### *Protocol Support*

As defined in *ble\_protocol\_support.h* / *ble\_protocol\_support.c*, this portion of the Bluetooth abstraction API provides access to support components that are used with the Bluetooth stack. This includes:

- The Bluetooth address
- The RF front-end transmit power configuration and received signal strength indication (RSSI)
- Bluetooth parameters
- Random number generation

#### *Bondlist*

Support for managing bonding information used by the Bluetooth GAP interface. This includes storage and access to the device addresses and privacy-related identity resolving keys (IRKs) for any devices bonded to this RSL15 device.

This support is defined in *bondlist.h* / *bondlist.c*, and is used with the Bluetooth GAP support.

*Message Handler*

This block extends the event kernel message handling, described in [Section 11.2 “Messages” on page 74](#). The Bluetooth abstraction API for this support is defined in *msg\_handler.h* / *msg\_handler.c*.

The Bluetooth Low Energy abstraction is configured by adding the `ble_abstraction` to an application using the *RTE\_Device.h* file, as described in [Section 6.3 “Configuring The Driver Run-time Environment” on page 59](#).

## CHAPTER 14

# Supplemental Calibration Library

The supplemental calibration library provides a set of functions and symbols to calibrate various power blocks and the internal RC oscillators. The library is distributed in source-code and pre-compiled form as part of the Montana SDK. All library functions are blocking and interruptible. The library does not use any timer interrupts or DMA channels.

### 14.1 USAGE

Each Montana device contains trim settings in NVR7, which are calibrated with the nominal settings for the items that the library calibrates. These values are trimmed and flashed for each device during production. The values in NVR7 are accurate enough for most applications that use the nominal settings. The default trim settings can be loaded via the Hardware Abstraction Library macro `SYS_TRIM_LOAD_DEFAULT`.

These trim settings can be supplemented by additional calibration values. These supplemental values are calibrated using calibration procedures that execute without any external connections, as they utilize the internal analog test bus (AOUT), the crystal oscillators, and the Asynchronous Clock Counter.

**IMPORTANT:** Before you begin any supplemental calibration, we recommend that you load the default trim settings such that the trim values from NVR7 using `SYS_TRIM_LOAD_DEFAULT` are loaded, as this puts the system in its nominal state and ensures that critical values, such as the bandgap voltage, are as accurate as reasonably possible. The accuracy of the bandgap is critical for the trimming of regulators and for accurate LSAD measurements.

To use the calibration library functions, include `calibrate.h` in the application source and in the application link against the `libcalibratelib.a` library object. For an RTE project, the calibration library can be linked against by selecting **Calibrate** under **Device > Libraries**. The calibration library must then be initialized by a call to either `Calibrate_Clock_Initialize` or `Calibrate_Power_Initialize` before calling functions from `calibrate_clock.c` or `calibrate_power.c`, respectively.

### 14.2 CLOCK CALIBRATION NOTES

The theoretical accuracy of the 32 kHz RC oscillator calibration is correlated with the system clock frequency. As a result, we recommend calibrating while using the RFCLK as the SYSCLK source when calibrating this clock.

The 3 MHz RC oscillator is calibrated relative to the 32768 Hz crystal. If this crystal is not present, this calibration hangs until the watchdog resets the device.

For the complete calibration library API, refer to [Chapter 19 "Supplemental Calibration Library Reference"](#) on page 289.

## CHAPTER 15

### swmTrace Library

---

The swmTrace library is a complement to the RTT Viewer plugin described in the Diagnostic Strategies chapter of the *RSL15 Developer's Guide*. The swmTrace library is a logging utility, intended to provide debugging capabilities through an application running on the Arm Cortex-M33 core. When using the swmTrace library's functions with the RTT viewer, logging information is color-coded depending on the level of logging used.

#### 15.1 INTRODUCTION

Although this library's expected primary use case is with the SEGGER RTT technology through the SDK's RTT Viewer, you can also use the library with UART simply by linking to a different library variant. There are four library variants that can be selected between without changing the underlying code:

- RTT variants include both blocking and non-blocking debug.
- UART variants include support for DMA and user defined pins for UART, TX and RX, where both variants are non-blocking.

#### 15.2 USAGE

Various levels of logging are available. See *swmTrace\_api.h* for full details, but examples include `SWM_LOG_LEVEL_VERBOSE` and `SWM_LOG_TEST_PASS`. All levels of logging use the `SWM_LOG_` prefix.

Sample applications are available specifically to illustrate the usage of the swmTrace library. See *swmTrace\_logger* under the sample application folder. Other sample applications also make use of the swmTrace library.

# CHAPTER 16

## CMSIS Reference

---

Hardware register abstraction layer for the SOC.

### 16.1 SUMMARY

#### Variables

- [MONTANA Sys Version](#) : Montana firmware version (variable)
- [Heap Begin](#) : Start location for the heap.
- [Heap Limit](#) : Top limit for the heap.
- [stack limit](#) : Bottom limit for the stack.
- [stack](#) : Start location for the stack.
- [data init](#) : Pointer to the data to used to initialize volatile memory.
- [data start](#) : Start address of the initialized data area in volatile memory.
- [data end](#) : End address of the initialized data area in volatile memory.
- [bss start](#) : Start address of the cleared data area in volatile memory.
- [bss end](#) : End address of the cleared data area in volatile memory.
- [preinit array start](#) : Weakly defined function list pointer for pre-initialization functions.
- [preinit array end](#) : Weakly defined pointer to the end of the pre-initialization function list.
- [init array start](#) : Weakly defined function list pointer for initialization functions.
- [init array end](#) : Weakly defined pointer to the end of the initialization function list.
- [flash layout](#) : Flash layout for the Montana device.
- [SystemCoreClock](#) : Contains the current SYS\_CLK frequency, in Hz.

#### Data Structures

- [flash\\_region](#) : Structure used to define flash regions.

#### Macros

- [MONTANA\\_SYS\\_VER\\_MAJOR](#) : Montana header file major version.
- [MONTANA\\_SYS\\_VER\\_MINOR](#) : Montana header file minor version.
- [MONTANA\\_SYS\\_VER\\_REVISION](#) : Montana header file revision version.
- [MONTANA\\_SYS\\_VER](#) : Montana firmware version.
- [ARMv8MML\\_REV](#) : Arm v8 architecture revision.
- [CM33\\_REV](#) : Core revision r0p4.
- [FPU\\_PRESENT](#) : FPU present.
- [DSP\\_PRESENT](#) : DSP extension present.
- [SAUREGION\\_PRESENT](#) : SAU regions present.
- [MPU\\_PRESENT](#) : MPU present.
- [VTOR\\_PRESENT](#) : VTOR present.
- [NVIC\\_PRIO\\_BITS](#) : 3 bits used for interrupt priority levels
- [Vendor\\_SysTickConfig](#) : Standard SysTick configuration is used.
- [I2C\\_REF\\_VALID](#) : Validation of I2C register block pointer reference for assert statements.

## Montana Firmware Reference

- [SPI\\_REF\\_VALID](#) : Validation of SPI register block pointer reference for assert statements.
- [UART\\_REF\\_VALID](#) : Validation of UART register block pointer reference for assert statements.
- [TIMER\\_REF\\_VALID](#) : Validation of TIMER register block pointer reference for assert statements.
- [DMA\\_REF\\_VALID](#) : Validation of DMA register block pointer reference for assert statements.
- [FLASH\\_REF\\_VALID](#) : Validation of FLASH register block pointer reference for assert statements.
- [GPIO\\_PAD\\_COUNT](#) : GPIO peripheral definitions.
- [GPIO\\_GROUP\\_LOW\\_PAD\\_RANGE](#) : Number of GPIO pads in the lowest group (all)
- [GPIO\\_EVENT\\_CHANNEL\\_COUNT](#) : Number of available GPIO interrupts.
- [GPIO\\_CLK\\_DIV\\_COUNT](#) : GPIO clock divisors.
- [GPIO0](#) : GPIO pads definitions
- [GPIO1](#) : GPIO 1.
- [GPIO2](#) : GPIO 2.
- [GPIO3](#) : GPIO 3.
- [GPIO4](#) : GPIO 4.
- [GPIO5](#) : GPIO 5.
- [GPIO6](#) : GPIO 6.
- [GPIO7](#) : GPIO 7.
- [GPIO8](#) : GPIO 8.
- [GPIO9](#) : GPIO 9.
- [GPIO10](#) : GPIO 10.
- [GPIO11](#) : GPIO 11.
- [GPIO12](#) : GPIO 12.
- [GPIO13](#) : GPIO 13.
- [GPIO14](#) : GPIO 14.
- [GPIO15](#) : GPIO 15.
- [SYS\\_DUMMY\\_READ](#) : Register that always reads back as 0x00000000.
- [SYS\\_DUMMY\\_WRITE](#) : Register to which writes are ineffective.
- [ERRNO\\_NO\\_ERROR](#) : No error.
- [ERRNO\\_GENERAL\\_FAILURE](#) : General error.
- [DEFAULT\\_FREQ](#) : High speed main RC oscillator default frequency set by boot ROM application Default value is 3 MHz uncalibrated.
- [STANDBYCLK\\_DEFAULT\\_FREQ](#) : Low speed standby RC oscillator default frequency.
- [RFCLK\\_BASE\\_FREQ](#) : Frequency of the 48 MHz crystal used for the RF front-end.
- [EXTCLK\\_MAX\\_FREQ](#) : Maximum frequency supported by using an external clock.
- [JTCK\\_MAX\\_FREQ](#) : Maximum frequency supported by the JTAG interface.
- [RCOSC\\_MAX\\_FREQ](#) : Maximum frequency supported by the internal RC oscillator.

## Functions

- [\\_start](#) : Initialize the application data and start execution with main.
- [\\_sbrk](#) : Increment (or decrement) the top of the heap.
- [SystemInit](#) : Initializes the system by clearing and disabling interrupts, updating the SystemCoreClock variable and updating flash timing registers based on the read SYS\_CLK.
- [SystemCoreClockUpdate](#) : Reads system registers to determine the current system clock frequency, update the SystemCoreClock variable and update the flash timing registers accordingly.

## 16.2 CMSIS REFERENCE VARIABLE DOCUMENTATION

### 16.2.1 MONTANA\_Sys\_Version

```
const short MONTANA_Sys_Version
```

Location: montana.h:57

Montana firmware version (variable)

### 16.2.2 \_\_Heap\_Begin\_\_

```
uint8_t __Heap_Begin__
```

Location: montana\_start.h:46

Start location for the heap.

### 16.2.3 \_\_Heap\_Limit\_\_

```
uint8_t __Heap_Limit__
```

Location: montana\_start.h:47

Top limit for the heap.

### 16.2.4 \_\_stack\_limit

```
uint32_t __stack_limit
```

Location: montana\_start.h:52

Bottom limit for the stack.

### 16.2.5 \_\_stack

```
uint32_t __stack
```

Location: montana\_start.h:53



Start location for the stack.

#### 16.2.6 `__data_init__`

```
uint32_t __data_init__
```

Location: `montana_start.h:58`

Pointer to the data to used to initialize volatile memory.

#### 16.2.7 `__data_start__`

```
uint32_t __data_start__
```

Location: `montana_start.h:59`

Start address of the initialized data area in volatile memory.

#### 16.2.8 `__data_end__`

```
uint32_t __data_end__
```

Location: `montana_start.h:60`

End address of the initialized data area in volatile memory.

#### 16.2.9 `__bss_start__`

```
uint32_t __bss_start__
```

Location: `montana_start.h:62`

Start address of the cleared data area in volatile memory.

#### 16.2.10 `__bss_end__`

```
uint32_t __bss_end__
```

Location: montana\_start.h:63

End address of the cleared data area in volatile memory.

#### 16.2.11 \_\_preinit\_array\_start\_\_

```
void(* __preinit_array_start__[]) (void)
```

Location: montana\_start.h:69

Weakly defined function list pointer for pre-initialization functions.

#### 16.2.12 \_\_preinit\_array\_end\_\_

```
void(* __preinit_array_end__[]) (void)
```

Location: montana\_start.h:72

Weakly defined pointer to the end of the pre-initialization function list.

#### 16.2.13 \_\_init\_array\_start\_\_

```
void(* __init_array_start__[]) (void)
```

Location: montana\_start.h:75

Weakly defined function list pointer for initialization functions.

#### 16.2.14 \_\_init\_array\_end\_\_

```
void(* __init_array_end__[]) (void)
```

Location: montana\_start.h:78

Weakly defined pointer to the end of the initialization function list.

## Montana Firmware Reference

**16.2.15 flash\_layout**

```

const struct flash_region flash_layout[] =
{
    {
        .start = FLASH0_CODE_BASE,
        .end = FLASH0_CODE_TOP,
        .flash = FLASH0,
        .IRQn = FLASH0_COPY_IRQn,
    },
    {
        .start = FLASH1_CODE_BASE,
        .end = FLASH1_CODE_TOP,
        .flash = FLASH1,
        .IRQn = FLASH1_COPY_IRQn,
    },
    {
        .start = FLASH0_DATA_BASE,
        .end = FLASH0_DATA_TOP,
        .flash = FLASH0,
        .IRQn = FLASH0_COPY_IRQn,
    },
    {
        .start = FLASH1_DATA_BASE,
        .end = FLASH1_DATA_TOP,
        .flash = FLASH1,
        .IRQn = FLASH1_COPY_IRQn,
    },
}

```

Location: montana\_start.h:106

Flash layout for the Montana device.

**16.2.16 SystemCoreClock**

```
uint32_t SystemCoreClock
```

Location: system\_montana.h:72

Contains the current SYS\_CLK frequency, in Hz.

**16.3 CMSIS REFERENCE DATA STRUCTURES TYPE DOCUMENTATION****16.3.1 flash\_region**

## Montana Firmware Reference

Location: montana\_start.h:112

Structure used to define flash regions.

#### Data Fields

Type	Name	Description
uint32_t	<i>start</i>	First address in the flash region.
uint32_t	<i>end</i>	Last address in the flash region.
FLASH_Type *	<i>flash</i>	Flash interface for this region.
uint32_t	<i>IRQn</i>	Interrupt supporting this flash region.

## 16.4 CMSIS REFERENCE MACRO DEFINITION DOCUMENTATION

### 16.4.1 MONTANA\_SYS\_VER\_MAJOR

```
#define MONTANA_SYS_VER_MAJOR 0x02
```

Location: montana.h:43

Montana header file major version.

### 16.4.2 MONTANA\_SYS\_VER\_MINOR

```
#define MONTANA_SYS_VER_MINOR 0x01
```

Location: montana.h:46

Montana header file minor version.

### 16.4.3 MONTANA\_SYS\_VER\_REVISION

```
#define MONTANA_SYS_VER_REVISION 0x00
```

Location: montana.h:49

## Montana Firmware Reference

Montana header file revision version.

### 16.4.4 MONTANA\_SYS\_VER

```
#define MONTANA_SYS_VER ( (MONTANA\_SYS\_VER\_MAJOR << 12) | \  
                          (MONTANA\_SYS\_VER\_MINOR << 8) | \  
                          (MONTANA\_SYS\_VER\_REVISION) )
```

Location: montana.h:52

Montana firmware version.

### 16.4.5 \_\_ARMv8MML\_REV

```
#define __ARMv8MML_REV 0x0000U
```

Location: montana.h:96

Arm v8 architecture revision.

### 16.4.6 \_\_CM33\_REV

```
#define __CM33_REV 0x0000U
```

Location: montana.h:97

Core revision r0p4.

### 16.4.7 \_\_FPU\_PRESENT

```
#define __FPU_PRESENT 1U
```

Location: montana.h:98

FPU present.

### 16.4.8 \_\_DSP\_PRESENT

```
#define __DSP_PRESENT 1U
```

Location: montana.h:99

DSP extension present.

#### **16.4.9 \_\_SAUREGION\_PRESENT**

```
#define __SAUREGION_PRESENT 1U
```

Location: montana.h:100

SAU regions present.

#### **16.4.10 \_\_MPU\_PRESENT**

```
#define __MPU_PRESENT 1U
```

Location: montana.h:101

MPU present.

#### **16.4.11 \_\_VTOR\_PRESENT**

```
#define __VTOR_PRESENT 1U
```

Location: montana.h:102

VTOR present.

#### **16.4.12 \_\_NVIC\_PRIO\_BITS**

```
#define __NVIC_PRIO_BITS 3U
```

Location: montana.h:103

3 bits used for interrupt priority levels

## Montana Firmware Reference

**16.4.13 \_\_Vendor\_SysTickConfig**

```
#define __Vendor_SysTickConfig 0U
```

Location: montana.h:104

Standard SysTick configuration is used.

**16.4.14 I2C\_REF\_VALID**

```
#define I2C_REF_VALID (((uint32_t)(ref) == (uint32_t)I2C) | \
                      ((uint32_t)(ref) == (uint32_t)I2C0))
```

Location: montana.h:164

Validation of I2C register block pointer reference for assert statements.

**16.4.15 SPI\_REF\_VALID**

```
#define SPI_REF_VALID (((uint32_t)(ref) == (uint32_t)SPI) | \
                      ((uint32_t)(ref) == (uint32_t)SPI0))
```

Location: montana.h:168

Validation of SPI register block pointer reference for assert statements.

**16.4.16 UART\_REF\_VALID**

```
#define UART_REF_VALID (((uint32_t)(ref) == (uint32_t)UART) | \
                       ((uint32_t)(ref) == (uint32_t)UART0))
```

Location: montana.h:172

Validation of UART register block pointer reference for assert statements.

**16.4.17 TIMER\_REF\_VALID**

```
#define TIMER_REF_VALID (((uint32_t)(ref) == (uint32_t)TIMER) | \
                        ((uint32_t)(ref) == (uint32_t)TIMER0) | \
```

## Montana Firmware Reference

```
((uint32_t)(ref) == (uint32_t)TIMER1) | \
((uint32_t)(ref) == (uint32_t)TIMER2) | \
((uint32_t)(ref) == (uint32_t)TIMER3))
```

Location: montana.h:177

Validation of TIMER register block pointer reference for assert statements.

#### 16.4.18 DMA\_REF\_VALID

```
#define DMA_REF_VALID (((uint32_t)(ref) == (uint32_t)DMA) | \
((uint32_t)(ref) == (uint32_t)DMA0) | \
((uint32_t)(ref) == (uint32_t)DMA1) | \
((uint32_t)(ref) == (uint32_t)DMA2) | \
((uint32_t)(ref) == (uint32_t)DMA3))
```

Location: montana.h:184

Validation of DMA register block pointer reference for assert statements.

#### 16.4.19 FLASH\_REF\_VALID

```
#define FLASH_REF_VALID (((uint32_t)(ref) == (uint32_t)FLASH) | \
((uint32_t)(ref) == (uint32_t)FLASH0) | \
((uint32_t)(ref) == (uint32_t)FLASH1))
```

Location: montana.h:191

Validation of FLASH register block pointer reference for assert statements.

#### 16.4.20 GPIO\_PAD\_COUNT

```
#define GPIO_PAD_COUNT 16
```

Location: montana.h:205

GPIO peripheral definitions.

Maximum number of GPIO pads



**16.4.21 GPIO\_GROUP\_LOW\_PAD\_RANGE**

```
#define GPIO_GROUP_LOW_PAD_RANGE 16
```

Location: montana.h:206

Number of GPIO pads in the lowest group (all)

**16.4.22 GPIO\_EVENT\_CHANNEL\_COUNT**

```
#define GPIO_EVENT_CHANNEL_COUNT 8
```

Location: montana.h:207

Number of available GPIO interrupts.

**16.4.23 GPIO\_CLK\_DIV\_COUNT**

```
#define GPIO_CLK_DIV_COUNT 0
```

Location: montana.h:208

GPIO clock divisors.

**16.4.24 GPIO0**

```
#define GPIO0 0
```

Location: montana.h:211

GPIO pads definitions

GPIO 0

**16.4.25 GPIO1**

```
#define GPIO1 1
```

Location: montana.h:212

GPIO 1.

#### 16.4.26 GPIO2

```
#define GPIO2 2
```

Location: montana.h:213

GPIO 2.

#### 16.4.27 GPIO3

```
#define GPIO3 3
```

Location: montana.h:214

GPIO 3.

#### 16.4.28 GPIO4

```
#define GPIO4 4
```

Location: montana.h:215

GPIO 4.

#### 16.4.29 GPIO5

```
#define GPIO5 5
```

Location: montana.h:216

GPIO 5.

#### 16.4.30 GPIO6

```
#define GPIO6 6
```

Location: montana.h:217

GPIO 6.

#### 16.4.31 GPIO7

```
#define GPIO7 7
```

Location: montana.h:218

GPIO 7.

#### 16.4.32 GPIO8

```
#define GPIO8 8
```

Location: montana.h:219

GPIO 8.

#### 16.4.33 GPIO9

```
#define GPIO9 9
```

Location: montana.h:220

GPIO 9.

#### 16.4.34 GPIO10

```
#define GPIO10 10
```

Location: montana.h:221

GPIO 10.

**16.4.35 GPIO11**

```
#define GPIO11 11
```

Location: montana.h:222

GPIO 11.

**16.4.36 GPIO12**

```
#define GPIO12 12
```

Location: montana.h:223

GPIO 12.

**16.4.37 GPIO13**

```
#define GPIO13 13
```

Location: montana.h:224

GPIO 13.

**16.4.38 GPIO14**

```
#define GPIO14 14
```

Location: montana.h:225

GPIO 14.

**16.4.39 GPIO15**

```
#define GPIO15 15
```

Location: montana.h:226

GPIO 15.

#### 16.4.40 SYS\_DUMMY\_READ

```
#define SYS_DUMMY_READ SYSCTRL->PROD_STATUS
```

Location: montana.h:239

Register that always reads back as 0x00000000.

#### 16.4.41 SYS\_DUMMY\_WRITE

```
#define SYS_DUMMY_WRITE SYSCTRL->CC_DCU_EN0
```

Location: montana.h:242

Register to which writes are ineffective.

#### 16.4.42 ERRNO\_NO\_ERROR

```
#define ERRNO_NO_ERROR 0x0000
```

Location: montana.h:288

No error.

#### 16.4.43 ERRNO\_GENERAL\_FAILURE

```
#define ERRNO_GENERAL_FAILURE 0x0001
```

Location: montana.h:291

General error.

#### 16.4.44 DEFAULT\_FREQ

```
#define DEFAULT_FREQ 5000000
```

Location: system\_montana.h:57

High speed main RC oscillator default frequency set by boot ROM application Default value is 3 MHz uncalibrated.

Assuming a worse case of 5 MHz

#### 16.4.45 STANDBYCLK\_DEFAULT\_FREQ

```
#define STANDBYCLK_DEFAULT_FREQ 32768
```

Location: system\_montana.h:60

Low speed standby RC oscillator default frequency.

#### 16.4.46 RFCLK\_BASE\_FREQ

```
#define RFCLK_BASE_FREQ 48000000
```

Location: system\_montana.h:63

Frequency of the 48 MHz crystal used for the RF front-end.

#### 16.4.47 EXTCLK\_MAX\_FREQ

```
#define EXTCLK_MAX_FREQ 48000000
```

Location: system\_montana.h:65

Maximum frequency supported by using an external clock.

#### 16.4.48 JTCK\_MAX\_FREQ

```
#define JTCK_MAX_FREQ 48000000
```

Location: system\_montana.h:67

Maximum frequency supported by the JTAG interface.

## Montana Firmware Reference

**16.4.49 RCOSC\_MAX\_FREQ**

```
#define RCOSC_MAX_FREQ 12000000
```

Location: system\_montana.h:69

Maximum frequency supported by the internal RC oscillator.

**16.5 CMSIS REFERENCE FUNCTION DOCUMENTATION****16.5.1 \_start**

```
void _start()
```

Location: montana\_start.h:94

Initialize the application data and start execution with main.

Should be called from the reset vector.

Returns:

None

**Assumptions**

The symbols **data\_init**, **data\_start**, **data\_end**, **bss\_start**, **bss\_end**, and **stack\_limit** are defined when the application is linked.

**Assumptions**

The symbol **flash\_layout** exists, and is an array of structures containing the start, end, and **FLASH\_Type\*** of all the banks of flash, in ascending memory address order, that the data region could be present in.

Returns:

None

**Assumptions**

The symbols **data\_init**, **data\_start**, **data\_end**, **bss\_start**, **bss\_end**, and **stack\_limit** are defined when the application is linked.

## Montana Firmware Reference

## Assumptions

The symbol `flash_layout` exists, and is an array of structures containing the start, end, and `FLASH_Type*` of all the banks of flash, in ascending memory address order, that the data region could be present in.

16.5.2 `_sbrk`

```
int8_t * _sbrk(int increment)
```

Location: `montana_start.h`:106

Increment (or decrement) the top of the heap.

Returns:

The prior value of the heap top (points to the base of the newly allocated data if the heap was incremented); returns -1 if the function was unable to allocate the requested memory

## Assumptions

The symbols **Heap\_Begin**, **Heap\_Limit** are defined when the application is linked.

## Parameters

Direction	Name	Description
in	<i>increment</i>	Increment to be applied to the top of the heap

16.5.3 `SystemInit`

```
void SystemInit()
```

Location: `system_montana.h`:49

Initializes the system by clearing and disabling interrupts, updating the `SystemCoreClock` variable and updating flash timing registers based on the read `SYS_CLK`.



**16.5.4 SystemCoreClockUpdate**

```
void SystemCoreClockUpdate()
```

Location: system\_montana.h:79

Reads system registers to determine the current system clock frequency, update the SystemCoreClock variable and update the flash timing registers accordingly.

## CHAPTER 17

# Hardware Abstraction Layer Reference

---

Simple hardware abstraction layer library reference.

### 17.1 SUMMARY

### 17.2 ACTIVITY COUNTER

Activity counter hardware abstraction layer.

#### 17.2.1 Summary

##### Functions

- [Sys\\_ACNT\\_Start](#) : Start activity counter.
- [Sys\\_ACNT\\_Stop](#) : Stop activity counter.
- [Sys\\_ACNT\\_Clear](#) : Clear activity counter values.

#### 17.2.2 Activity Counter Function Documentation

##### 17.2.2.1 Sys\_ACNT\_Start

```
void Sys_ACNT_Start()
```

Location: acnt.h:42

Start activity counter.

##### Example Code for Sys\_ACNT\_Start

```
// Start the activity counter  
Sys\_ACNT\_Start();
```

##### 17.2.2.2 Sys\_ACNT\_Stop

```
void Sys_ACNT_Stop()
```

Location: acnt.h:52

Stop activity counter.

**Example Code for Sys\_ACNT\_Stop**

```
// Stop the activity counter  
Sys\_ACNT\_Stop\(\);
```

**17.2.2.3 Sys\_ACNT\_Clear**

```
void Sys_ACNT_Clear()
```

Location: acnt.h:62

Clear activity counter values.

**Example Code for Sys\_ACNT\_Clear**

```
// Clear the current counter values in the activity counters.  
Sys\_ACNT\_Clear\(\);
```

**17.3 BASEBAND INTERFACE**

Baseband interface hardware abstraction layer.

**17.3.1 Summary****Macros**

- [BLE\\_NONE](#) : No Bluetooth Low Energy event.
- [BLE\\_RISING\\_EDGE](#) : Bluetooth Low Energy rising edge event.
- [BLE\\_FALLING\\_EDGE](#) : Bluetooth Low Energy falling edge event.
- [BLE\\_TRANSITION](#) : Bluetooth Low Energy transition event.

**Functions**

- [Sys\\_BBIF\\_CoexIntConfig](#) : Configure the coexistence interrupts to monitor for Bluetooth and other RF activity.

**17.3.2 Baseband Interface Macro Definition Documentation****17.3.2.1 BLE\_NONE**

```
#define BLE_NONE 0x0U
```

Location: bbif.h:38

No Bluetooth Low Energy event.

**17.3.2.2 BLE\_RISING\_EDGE**

```
#define BLE_RISING_EDGE 0x1U
```

Location: bbif.h:41

Bluetooth Low Energy rising edge event.

**17.3.2.3 BLE\_FALLING\_EDGE**

```
#define BLE_FALLING_EDGE 0x2U
```

Location: bbif.h:44

Bluetooth Low Energy falling edge event.

**17.3.2.4 BLE\_TRANSITION**

```
#define BLE_TRANSITION 0x3U
```

Location: bbif.h:47

Bluetooth Low Energy transition event.

## Montana Firmware Reference

## 17.3.3 Baseband Interface Function Documentation

## 17.3.3.1 Sys\_BBIF\_CoexIntConfig

```
void Sys_BBIF_CoexIntConfig(uint32_t edge, uint32_t types, uint32_t cf_ant_
delay, uint32_t cf_powerup)
```

Location: bbif.h:66

Configure the coexistence interrupts to monitor for Bluetooth and other RF activity.

**Example Code for Sys\_BBIF\_CoexIntConfig**

```
// Enable co-existence interrupts on BLE rising edge events and while
// receiving on the BLE communication
Sys_BBIF_CoexIntConfig(BLE_RISING_EDGE, BLE_RX_BUSY, 0, 0);
```

**Parameters**

Direction	Name	Description
in	<i>edge</i>	The edge used for all coexistence interrupts; use BLE_ [NONE   RISING_EDGE   FALLING_EDGE   TRANSITION]
in	<i>types</i>	The types of coexistence interrupts that are relevant; use BLE_RX_BUSY, BLE_TX_BUSY, BLE_IN_PROCESS, and/or EVENT_IN_PROCESS
in	<i>cf_ant_delay</i>	Correction factor to be applied to account for antenna delays; used to advance the coexistence interrupts by the specified number of uS.
in	<i>cf_powerup</i>	Correction factor to be applied to account for power-up delays on TX, RX; used to advance the coexistence interrupts by the specified number of uS.

## 17.4 CLOCK CONFIGURATION

Clock Hardware Abstraction Layer.

### 17.4.1 Summary

#### Variables

- [SystemCoreClock](#) : CMSIS required system core clock variable.

#### Functions

- [Sys\\_Clocks\\_RCSysClkConfig](#) : Configure the RC oscillator and system clock.
- [Sys\\_Clocks\\_SystemClkConfig](#) : Configure the system clock.
- [Sys\\_Clocks\\_XTALClkConfig](#) : Configure the 48 MHz XTAL Oscillator.
- [Sys\\_Clocks\\_DividerConfig](#) : Configure the clock divisors for a standard configuration:

### 17.4.2 Clock Configuration Variable Documentation

#### 17.4.2.1 SystemCoreClock

```
uint32_t SystemCoreClock
```

Location: clock.h:40

CMSIS required system core clock variable.

### 17.4.3 Clock Configuration Function Documentation

#### 17.4.3.1 Sys\_Clocks\_RCSysClkConfig

```
void Sys_Clocks_RCSysClkConfig(uint32_t cfg, uint32_t rc_cfg)
```

Location: clock.h:51

Configure the RC oscillator and system clock.

## Montana Firmware Reference

**Example Code for Sys\_Clocks\_RCSystemClkConfig**

```
// Enable RC oscillators, set 12 MHz multiplier for start RC oscillator
// Set nominal trim settings for RC oscillators
Sys_Clocks_RCSystemClkConfig(SYSCLK_CLKSRC_RCCLK, RC_OSC_12MHZ |
    RC_OSC_ENABLE |
    RC32_OSC_NOM |
    RC_OSC_NOM);
```

**Parameters**

Direction	Name	Description
in	<i>cfg</i>	Configuration of the system clock source and prescale value; use SYSCLK_CLKSRC_[RCCLK   STANDBYCLK   RFCLK   JTCK], and JTCK_PRESCALE_*
in	<i>rc_cfg</i>	Configuration for the RC oscillator

**17.4.3.2 Sys\_Clocks\_SystemClkConfig**

```
void Sys_Clocks_SystemClkConfig(uint32_t cfg)
```

Location: clock.h:78

Configure the system clock.

**Assumptions**

The flash delay configuration is correct for the previously selected system clock source and frequency; if also changing the RC oscillator frequency, use [Sys\\_Clocks\\_RCSystemClkConfig\(\)](#)

**Example Code for Sys\_Clocks\_SystemClkConfig**

```
// Set SYSCLK source to the RF clock.
Sys_Clocks_SystemClkConfig_Example(SYSCLK_CLKSRC_RFCLK)
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>cfg</i>	Configuration of the system clock source and prescale value; use SYSCLK_CLKSRC_[RCCLK   STANDBYCLK   RFCLK   JTCK], and JTCK_PRESCALE_*

**17.4.3.3 Sys\_Clocks\_XTALClkConfig**

```
void Sys_Clocks_XTALClkConfig(uint32_t xtal_prescaler)
```

Location: clock.h:91

Configure the 48 MHz XTAL Oscillator.

**Example Code for Sys\_Clocks\_XTALClkConfig**

```
// Configure the RFCLK to 8 MHz, using the 48 MHz external crystal.
Sys\_Clocks\_XTALClkConfig(CK_DIV_1_6_PRESCALE_6)
```

**Parameters**

Direction	Name	Description
in	<i>xtal_prescaler</i>	Configuration of the 48MHz XTAL Oscillator as clock and it's prescale value; use CK_DIV_1_6_PRESCALE_[NO_CLOCK_BYTE   1_BYTE   2_BYTE   3_BYTE   4_BYTE   5_BYTE   6_BYTE],

**17.4.3.4 Sys\_Clocks\_DividerConfig**

```
void Sys_Clocks_DividerConfig(uint32_t uartclk_freq, uint32_t sensorclk_freq,
uint32_t userclk_freq)
```

Location: clock.h:140

Configure the clock divisors for a standard configuration:



## Montana Firmware Reference

- SLOWCLK (1 MHz)
- BBCLK (8 MHz)
- DCCLK (4 MHz)
- CPCLK (166 kHz)
- UARTCLK as per `uartclk_freq`
- SENSOR\_CLK as per `sensorclk_freq`
- USERCLK as per `userclk_freq` If an exact configuration cannot be found for the desired frequency, the clock divisor will be set to ensure the divided clock does not exceed the specified target frequency.

Note: If SENSOR\_CLK is configured to be derived from the RTC timer clock the SENSOR\_CLK divisor set by this function is not used.

**Assumptions**

The system clock has previously been configured.

**Example Code for Sys\_Clocks\_DividerConfig**

```
// Set UARTCLK to 115200 Hz
// Set SENSORCLK to 1000 Hz
// Set USERCLK to 1000000 Hz
// Set other clocks to typical values:
// SLOWCLK set to 1 MHz
// BBCLK set to 8 MHz
// DCCLK set to 4 MHz
// CPCLK set to 125 kHz
Sys\_Clocks\_DividerConfig(115200, 1000, 1000000)
```

**Parameters**

Direction	Name	Description
in	<i>uartclk_freq</i>	Target frequency for the UART clock
in	<i>sensorclk_freq</i>	Target frequency for the sensor clock
in	<i>userclk_freq</i>	Target frequency for user clock; if the target frequency exceeds the system clock frequency and the RF clock is available, USERCLK will be sourced from RF clock.

**17.5 CYCLIC REDUNDANCY CHECK**

Cyclic Redundancy Check (CRC) hardware abstraction layer.

**17.5.1 Summary**

## Montana Firmware Reference

**Macros**

- [SYS\\_CRC\\_CONFIG](#) : Macro wrapper for [Sys\\_Set\\_CRC\\_Config\(\)](#) Configure the CRC generator type, endianness of the input data, and standard vs non-standard CRC behavior.
- [SYS\\_CRC\\_32INITVALUE](#) : Macro wrapper for [Sys\\_CRC\\_32InitValue\(\)](#) Initialize CRC for CRC-32.
- [SYS\\_CRC\\_CCITTINITVALUE](#) : Macro wrapper for [Sys\\_CRC\\_CCITTInitValue\(\)](#) Initialize CRC for CRC-CCITT.
- [SYS\\_CRC\\_GETCURRENTVALUE](#) : Macro wrapper for [Sys\\_CRC\\_GetCurrentValue\(\)](#) Initialize CRC for CRC-CCITT.
- [SYS\\_CRC\\_GETFINALVALUE](#) : Macro wrapper for [Sys\\_CRC\\_GetFinalValue\(\)](#) Initialize final CRC value.
- [SYS\\_CRC\\_ADD](#) : Macro wrapper for [Sys\\_CRC\\_Add\(\)](#) Add data to the current CRC calculation, based on size.

**Functions**

- [Sys\\_Set\\_CRC\\_Config](#) : Configure the CRC generator type, endianness of the input data, and standard vs non-standard CRC behavior.
- [Sys\\_CRC\\_32InitValue](#) : Initialize CRC for CRC-32.
- [Sys\\_CRC\\_CCITTInitValue](#) : Initialize CRC for CRC-CCITT.
- [Sys\\_CRC\\_GetCurrentValue](#) : Retrieve current value from CRC.
- [Sys\\_CRC\\_GetFinalValue](#) : Initialize final CRC value.
- [Sys\\_CRC\\_Add](#) : Add data to the current CRC calculation, based on size.

**17.5.2 Cyclic Redundancy Check Macro Definition Documentation****17.5.2.1 SYS\_CRC\_CONFIG**

```
#define SYS_CRC_CONFIG Sys\_Set\_CRC\_Config(CRC, (config))
```

Location: crc.h:164

Macro wrapper for [Sys\\_Set\\_CRC\\_Config\(\)](#) Configure the CRC generator type, endianness of the input data, and standard vs non-standard CRC behavior.

**Assumptions**

Note that D\_CRC supports only CRC\_CCITT mode, hence no configuration is applied for this instance.

## Montana Firmware Reference

**Example Code for SYS\_CRC\_CONFIG**

```
// Configure the default CRC block to CRC-32 (IEEE 802.3) algorithm,
// using little endian and non-standard (opposite) bit order
SYS_CRC_CONFIG(CRC_32 | CRC_LITTLE_ENDIAN |
               CRC_BIT_ORDER_NON_STANDARD);
```

**Parameters**

Direction	Name	Description
in	<i>config</i>	CRC generator configuration; use CRC_[CCITT   32], CRC_[BIG   LITTLE]_ENDIAN, CRC_BIT_ORDER_[STANDARD   NON_STANDARD], CRC_FINAL_REVERSE_[STANDARD   NON_STANDARD], and CRC_FINAL_XOR_[STANDARD   NON_STANDARD]

**17.5.2.2 SYS\_CRC\_32INITVALUE**

```
#define SYS_CRC_32INITVALUE Sys_CRC_32InitValue(CRC)
```

Location: crc.h:173

Macro wrapper for [Sys\\_CRC\\_32InitValue\(\)](#) Initialize CRC for CRC-32.

**Assumptions**

Note that D\_CRC supports only CRC\_CCITT mode, hence no configuration is applied for this instance.

**Example Code for SYS\_CRC\_32INITVALUE**

```
//Initialize the default CRC block for CRC-32
SYS_CRC_32INITVALUE();
```

**17.5.2.3 SYS\_CRC\_CCITTINITVALUE**

```
#define SYS_CRC_CCITTINITVALUE Sys_CRC_CCITTInitValue(CRC)
```

Location: crc.h:181

Macro wrapper for [Sys\\_CRC\\_CCITTInitValue\(\)](#) Initialize CRC for CRC-CCITT.

### Assumptions

CRC is configured to work in CRC-CCITT mode.

#### Example Code for SYS\_CRC\_CCITTINITVALUE

```
//Initialize the default CRC block for CRC-CCITT  
SYS\_CRC\_CCITTINITVALUE();
```

#### 17.5.2.4 SYS\_CRC\_GETCURRENTVALUE

```
#define SYS_CRC_GETCURRENTVALUE Sys\_CRC\_GetCurrentValue(CRC)
```

Location: crc.h:188

Macro wrapper for [Sys\\_CRC\\_GetCurrentValue\(\)](#) Initialize CRC for CRC-CCITT.

#### Example Code for SYS\_CRC\_GETCURRENTVALUE

```
// Retrieve current value from the default CRC block  
SYS\_CRC\_GETCURRENTVALUE();
```

#### 17.5.2.5 SYS\_CRC\_GETFINALVALUE

```
#define SYS_CRC_GETFINALVALUE Sys\_CRC\_GetFinalValue(CRC)
```

Location: crc.h:200

Macro wrapper for [Sys\\_CRC\\_GetFinalValue\(\)](#) Initialize final CRC value.

Returns:

CRC final value.

### Assumptions

D\_I2C only supports CRC-CCITT mode. Use Sys\_CRC\_GetCurrentValue instead. Returns initial value of CRC if D\_CRC is passed or any other unknown instance.

#### Example Code for SYS\_CRC\_GETFINALVALUE

```
// Retrieve final value from the default CRC block  
SYS\_CRC\_GETFINALVALUE();
```

### 17.5.2.6 SYS\_CRC\_ADD

```
#define SYS_CRC_ADD Sys\_CRC\_Add(CRC, (data), (size))
```

Location: crc.h:209

Macro wrapper for [Sys\\_CRC\\_Add\(\)](#) Add data to the current CRC calculation, based on size.

#### Example Code for SYS\_CRC\_ADD

```
// Add 8 bits of data to the default CRC block  
SYS\_CRC\_ADD(0xF1, 8);
```

### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>data</i>	Data to add
in	<i>size</i>	Size of data to add, 1, 8, 16, 24, 32 are valid.

## 17.5.3 Cyclic Redundancy Check Function Documentation

## 17.5.3.1 Sys\_Set\_CRC\_Config

```
void Sys_Set_CRC_Config(CRC_Type * crc, uint32_t config)
```

Location: crc.h:52

Configure the CRC generator type, endianness of the input data, and standard vs non-standard CRC behavior.

## Assumptions

Note that D\_CRC supports only CRC\_CCITT mode, hence no configuration is applied for this instance.

## Example Code for Sys\_Set\_CRC\_Config

```
// Configure CRC block to CRC-32 (IEEE 802.3) algorithm,
// using little endian and non-standard (opposite) bit order
Sys_Set_CRC_Config(CRC, CRC_32 | CRC_LITTLE_ENDIAN |
    CRC_BIT_ORDER_NON_STANDARD);
```

## Parameters

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance
in	<i>config</i>	CRC generator configuration; use CRC_[CCITT   32], CRC_[BIG   LITTLE]_ENDIAN, CRC_BIT_ORDER_[STANDARD   NON_STANDARD], CRC_FINAL_REVERSE_[STANDARD   NON_STANDARD], and CRC_FINAL_XOR_[STANDARD   NON_STANDARD]

### 17.5.3.2 Sys\_CRC\_32InitValue

```
void Sys_CRC_32InitValue(CRC_Type * crc)
```

Location: crc.h:68

Initialize CRC for CRC-32.

#### Assumptions

Note that D\_CRC supports only CRC\_CCITT mode, hence no configuration is applied for this instance.

#### Example Code for Sys\_CRC\_32InitValue

```
// Initialize the CRC block for CRC-32  
Sys\_CRC\_32InitValue(CRC);
```

#### Parameters

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance

### 17.5.3.3 Sys\_CRC\_CCITTInitValue

```
void Sys_CRC_CCITTInitValue(CRC_Type * crc)
```

Location: crc.h:83

Initialize CRC for CRC-CCITT.

#### Assumptions

CRC is configured to work in CRC-CCITT mode.

## Montana Firmware Reference

**Example Code for Sys\_CRC\_CCITTInitValue**

```
// Initialize the CRC block for CRC-CCITT
Sys_CRC_CCITTInitValue(CRC);
```

**Parameters**

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance

**17.5.3.4 Sys\_CRC\_GetCurrentValue**

```
uint32_t Sys_CRC_GetCurrentValue(const CRC_Type * crc)
```

Location: crc.h:95

Retrieve current value from CRC.

Returns:

Current CRC value.

**Example Code for Sys\_CRC\_GetCurrentValue**

```
// Retrieve current value from the CRC block
value = Sys_CRC_GetCurrentValue(CRC);
```

**Parameters**

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance



## Montana Firmware Reference

**17.5.3.5 Sys\_CRC\_GetFinalValue**

```
uint32_t Sys_CRC_GetFinalValue(const CRC_Type * crc)
```

Location: crc.h:111

Initialize final CRC value.

Returns:

CRC final value.

**Assumptions**

D\_CRC only supports CRC-CCITT mode. Use Sys\_CRC\_GetCurrentValue instead. Returns initial value of CRC if D\_CRC is passed or any other unknown instance.

**Example Code for Sys\_CRC\_GetFinalValue**

```
// Retrieve final value from the CRC block
Sys_CRC_GetFinalValue(CRC);
```

**Parameters**

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance

**17.5.3.6 Sys\_CRC\_Add**

```
void Sys_CRC_Add(CRC_Type * crc, uint32_t data, uint32_t size)
```

Location: crc.h:138

Add data to the current CRC calculation, based on size.

**Example Code for Sys\_CRC\_Add**

```
// Add 8 bits of data to the current CRC block
Sys_CRC_Add(CRC, 0xF1, 8);
```

**Parameters**

Direction	Name	Description
in	<i>crc</i>	Pointer to the CRC instance
in	<i>data</i>	Data to add
in	<i>size</i>	Size of data to add, 1, 8, 16, 24, 32 are valid.

**17.6 DIRECT MEMORY ACCESS**

Direct Memory Access (DMA) hardware abstraction layer.

**17.6.1 Summary****Macros**

- [SYS\\_DMA\\_CHANNELCONFIG](#) : Macro wrapper for [Sys\\_DMA\\_ChannelConfig\(\)](#) Configure the DMA channels for a data transfer.
- [SYS\\_DMA\\_MODE\\_ENABLE](#) : Macro wrapper for [Sys\\_DMA\\_Mode\\_Enable\(\)](#) Configure the DMA channels for a data transfer.

**Functions**

- [Sys\\_DMA\\_ChannelConfig](#) : Configure the DMA channels for a data transfer.
- [Sys\\_DMA\\_Mode\\_Enable](#) : Configure the DMA channels for a data transfer.
- [Sys\\_DMA\\_Get\\_Status](#) : Get the status register of the DMA instance.
- [Sys\\_DMA\\_Clear\\_Status](#) : Writes to the CNT\_INT\_CLEAR, COMPLETE\_INT\_CLEAR, or SRC\_BUFFER\_FILL\_LVL\_WR.
- [Sys\\_DMA\\_Set\\_Ctrl](#) : Sets the DMA\_CTRL of the DMA instance.

**17.6.2 Direct Memory Access Macro Definition Documentation**

## Montana Firmware Reference

## 17.6.2.1 SYS\_DMA\_CHANNELCONFIG

```
#define SYS_DMA_CHANNELCONFIG Sys DMA ChannelConfig(DMA, cfg, \
                                                    transferlength, counterInt,
srcAddr, \
                                                    destAddr)
```

Location: dma.h:174

Macro wrapper for [Sys DMA ChannelConfig\(\)](#) Configure the DMA channels for a data transfer.

**Example Code for SYS\_DMA\_CHANNELCONFIG**

```
// Configure the default DMA channels for data transfer using a transfer length of
4
// and interrupting at the beginning of the transfer
SYS\_DMA\_CHANNELCONFIG(DMA_BIG_ENDIAN | DEST_TRANS_LENGTH_SEL |
DMA_PRIORITY_1 | DMA_CNT_INT_ENABLE, 4, 0,
(uint32_t)0x2001ffc8, (uint32_t)0x2001ffb8);
```

**Parameters**

Direction	Name	Description
in	<i>cfg</i>	Configuration of the DMA transfer behavior; use DMA_ [LITTLE   BIG]_ENDIAN, [DEST   SRC]_TRANS_LENGTH_SEL, DMA_PRIORITY_[0   1   2   3], DMA_SRC_*DMA_DEST_*WORD_SIZE_*, DMA_SRC_ADDR_*, DMA_DEST_ADDR_*, DMA_SRC_ADDR_LSB_TOGGLE_[DISABLE   ENABLE], DMA_CNT_INT_[DISABLE   ENABLE], DMA_COMPLETE_INT_[DISABLE   ENABLE]
in	<i>transferlength</i>	Configuration of the DMA transfer length
in	<i>counterInt</i>	Configuration of when the counter interrupt will occur during the transfer
in	<i>srcAddr</i>	Base source address for the DMA transfer
in	<i>destAddr</i>	Base destination address for the DMA transfer

## 17.6.2.2 SYS\_DMA\_MODE\_ENABLE

```
#define SYS_DMA_MODE_ENABLE Sys DMA Mode Enable(DMA, (mode))
```

## Montana Firmware Reference

Location: dma.h:189

Macro wrapper for [Sys\\_DMA\\_Mode\\_Enable\(\)](#) Configure the DMA channels for a data transfer.

#### Example Code for SYS\_DMA\_MODE\_ENABLE

```
// Enable the default DMA block
SYS\_DMA\_MODE\_ENABLE(DMA_ENABLE);
```

#### Parameters

Direction	Name	Description
in	<i>mode</i>	Enable mode of operation of the DMA Channel; use DMA_[DISABLE   ENABLE   DMA_ENABLE_WRAP   DMA_ENABLE_WRAP_RESTART   DMA_TRIGGER DMA_TRIGGER_WRAP   DMA_TRIGGER_WRAP_RESTART]

### 17.6.3 Direct Memory Access Function Documentation

#### 17.6.3.1 Sys\_DMA\_ChannelConfig

```
void Sys_DMA_ChannelConfig(DMA_Type * dma, uint32_t cfg, uint32_t
transferLength, uint32_t counterInt, uint32_t srcAddr, uint32_t destAddr)
```

Location: dma.h:62

Configure the DMA channels for a data transfer.

## Montana Firmware Reference

**Example Code for Sys\_DMA\_ChannelConfig**

```
// Configure the DMA1 channels for data transfer using a transfer length of 4
// and interrupting at the beginning of the transfer
uint32_t srcAddr = (uint32_t)0x2001ffc8;
uint32_t destAddr = (uint32_t)0x2001ffb8;
Sys_DMA_ChannelConfig(DMA1, DMA_BIG_ENDIAN | DEST_TRANS_LENGTH_SEL |
DMA_PRIORITY_1 | DMA_CNT_INT_ENABLE, 4, 0,
srcAddr, destAddr);
```

**Parameters**

Direction	Name	Description
in	<i>dma</i>	Pointer to the DMA instance
in	<i>cfg</i>	Configuration of the DMA transfer behavior; use DMA_[LITTLE   BIG]_ENDIAN, [DEST   SRC]_TRANS_LENGTH_SEL, DMA_PRIORITY_[0   1   2   3], DMA_SRC * DMA_DEST * WORD_SIZE *, DMA_SRC_ADDR *, DMA_DEST_ADDR *, DMA_SRC_ADDR_LSB_TOGGLE_[DISABLE   ENABLE], DMA_CNT_INT_[DISABLE   ENABLE], DMA_COMPLETE_INT_[DISABLE   ENABLE]
in	<i>transferLength</i>	Configuration of the DMA transfer length
in	<i>counterInt</i>	Configuration of when the counter interrupt will occur during the transfer
in	<i>srcAddr</i>	Base source address for the DMA transfer
in	<i>destAddr</i>	Base destination address for the DMA transfer

**17.6.3.2 Sys\_DMA\_Mode\_Enable**

```
void Sys_DMA_Mode_Enable(DMA_Type * dma, uint32_t mode)
```

Location: dma.h:107

Configure the DMA channels for a data transfer.

## Montana Firmware Reference

**Example Code for Sys\_DMA\_Mode\_Enable**

```
// Enable DMA1
Sys_DMA_Mode_Enable(DMA1, DMA_ENABLE);
```

**Parameters**

Direction	Name	Description
in	<i>dma</i>	Pointer to the DMA instance
in	<i>mode</i>	Enable mode of operation of the DMA Channel; use DMA_[DISABLE   ENABLE   DMA_ENABLE_WRAP   DMA_ENABLE_WRAP_RESTART   DMA_TRIGGER DMA_TRIGGER_WRAP   DMA_TRIGGER_WRAP_RESTART]

**17.6.3.3 Sys\_DMA\_Get\_Status**

```
uint32_t Sys_DMA_Get_Status(DMA_Type * dma)
```

Location: dma.h:119

Get the status register of the DMA instance.

Returns:

The DMA\_STATUS of the DMA instance.

**Parameters**

Direction	Name	Description
in	<i>dma</i>	Pointer to the DMA instance

**17.6.3.4 Sys\_DMA\_Clear\_Status**

```
void Sys_DMA_Clear_Status(DMA_Type * dma, uint32_t ctrl)
```

Location: dma.h:132

## Montana Firmware Reference

Writes to the CNT\_INT\_CLEAR, COMPLETE\_INT\_CLEAR, or SRC\_BUFFER\_FILL\_LVL\_WR.

Returns:

The DMA\_STATUS of the DMA instance

## Parameters

Direction	Name	Description
in	<i>dma</i>	Pointer to the DMA instance
in	<i>ctrl</i>	Data to be written to the DMA_STATUS register

## 17.6.3.5 Sys\_DMA\_Set\_Ctrl

```
void Sys_DMA_Set_Ctrl(DMA_Type * dma, uint32_t ctrl)
```

Location: dma.h:143

Sets the DMA\_CTRL of the DMA instance.

## Parameters

Direction	Name	Description
in	<i>dma</i>	Pointer to the DMA instance
in	<i>ctrl</i>	Data to be written to the DMA_CTRL register

## 17.7 FLASH COPIER

Flash copier hardware abstraction layer.

## 17.7.1 Summary

## Functions

## Montana Firmware Reference

- [Sys Flash Copy](#) : Copy data from the flash memory to a RAM memory instance.
- [Sys Flash Compare](#) : Compare data in the flash to a pre-specified value.
- [Sys Flash CalculateCRC](#) : Calculate CRC of words in flash using flash copier.

## 17.7.2 Flash Copier Function Documentation

## 17.7.2.1 Sys\_Flash\_Copy

```
void Sys_Flash_Copy(FLASH_Type * flash, uint32_t src_addr, uint32_t dest_addr,
uint32_t length, uint32_t cpy_dest)
```

Location: flash\_copier.h:54

Copy data from the flash memory to a RAM memory instance.

## Assumptions

src\_addr points to an address in flash memory dest\_addr points to an address in RAM memory The flash copy does not need to be complete before returning If CRC is selected as the destination, dest\_addr is ignored and 32-bit copy mode is selected automatically.

## Parameters

Direction	Name	Description
in	<i>flash</i>	Pointer to the flash instance
in	<i>src_addr</i>	Source address in flash to copy data from
in	<i>dest_addr</i>	Destination address in RAM to copy data to
in	<i>length</i>	Number of words to copy
in	<i>cpy_dest</i>	Destination copier is CRC or memories; use COPY_TO_[CRC   MEM], and COPY_TO_[32   40]_BIT

## 17.7.2.2 Sys\_Flash\_Compare

```
uint32_t Sys_Flash_Compare(FLASH_Type * flash, uint32_t cfg, uint32_t addr,
uint32_t length, uint32_t value, uint32_t value_ecc)
```

Location: flash\_copier.h:74



## Montana Firmware Reference

Compare data in the flash to a pre-specified value.

Returns:

0 if comparison succeeded, 1 if the comparison failed.

### Assumptions

*addr* points to an address in flash memory

### Parameters

Direction	Name	Description
in	<i>flash</i>	Pointer to the flash instance
in	<i>cfg</i>	Flash comparator configuration; use COMP_MODE_[CONSTANT   CHBK]_BYTE, COMP_ADDR_[DOWN   UP]_BYTE, and COMP_ADDR_STEP_*_BYTE
in	<i>addr</i>	Base address of the area to verify
in	<i>length</i>	Number of words to verify
in	<i>value</i>	Value that the words read from flash will be compared against
in	<i>value_ecc</i>	Value that the error-correction coding bits from the extended words read from flash will be compared against

#### 17.7.2.3 Sys\_Flash\_CalculateCRC

```
uint32_t Sys_Flash_CalculateCRC(FLASH_Type * flash, uint32_t addr, uint32_t length, uint32_t * crc)
```

Location: flash\_copier.h:88

Calculate CRC of words in flash using flash copier.

Returns:

0 if calculation has succeeded, 1 if the calculation has failed.

## Montana Firmware Reference

NOTE: Flash copier and CRC register are modified

## Parameters

Direction	Name	Description
in	<i>flash</i>	Flash instance being used
in	<i>addr</i>	Address belonging to the flash instance
in	<i>length</i>	Total number of words used in CRC calculation
out	<i>crc</i>	CRC value calculated using CRC peripheral

## 17.8 GENERAL-PURPOSE I/O INTERFACE

General-Purpose I/O (GPIO) Interface hardware abstraction layer.

## 17.8.1 Summary

## Macros

- [GPIO\\_LEVEL1\\_DRIVE](#) : 1st level GPIO drive strength
- [GPIO\\_LEVEL2\\_DRIVE](#) : 2nd level GPIO drive strength
- [GPIO\\_LEVEL3\\_DRIVE](#) : 3rd level GPIO drive strength
- [GPIO\\_LEVEL4\\_DRIVE](#) : 4th level GPIO drive strength
- [SYS\\_GPIO\\_CONFIG](#) : Configure the specified digital I/O.

## Functions

- [Sys\\_GPIO\\_NMIConfig](#) : Configure a source for NMI input selection.
- [Sys\\_GPIO\\_IntConfig](#) : Configure a GPIO interrupt source.
- [Sys\\_GPIO\\_CM33JTAGConfig](#) : Configure Arm Cortex-M3 SWJ-DP.
- [Sys\\_GPIO\\_Set\\_High](#) : Set the specified GPIO output value to high.
- [Sys\\_GPIO\\_Set\\_Low](#) : Set the specified GPIO output value to low.
- [Sys\\_GPIO\\_Toggle](#) : Toggle the current value of the specified GPIO output.
- [Sys\\_GPIO\\_Read](#) : Read the specified GPIO value.
- [Sys\\_GPIO\\_Write](#) : Write the specified GPIO value.
- [Sys\\_GPIO\\_Set\\_Direction](#) : Set the input/output direction for any GPIOs configured as GPIOs.

## 17.8.2 General-Purpose I/O Interface Macro Definition Documentation

**17.8.2.1 GPIO\_LEVEL1\_DRIVE**

```
#define GPIO_LEVEL1_DRIVE GPIO_2X_DRIVE
```

Location: gpio.h:45

1st level GPIO drive strength

**17.8.2.2 GPIO\_LEVEL2\_DRIVE**

```
#define GPIO_LEVEL2_DRIVE GPIO_3X_DRIVE
```

Location: gpio.h:48

2nd level GPIO drive strength

**17.8.2.3 GPIO\_LEVEL3\_DRIVE**

```
#define GPIO_LEVEL3_DRIVE GPIO_5X_DRIVE
```

Location: gpio.h:51

3rd level GPIO drive strength

**17.8.2.4 GPIO\_LEVEL4\_DRIVE**

```
#define GPIO_LEVEL4_DRIVE GPIO_6X_DRIVE
```

Location: gpio.h:54

4th level GPIO drive strength

**17.8.2.5 SYS\_GPIO\_CONFIG**

```
#define SYS_GPIO_CONFIG SYS\_ASSERT(pad < GPIO\_PAD\_COUNT); \
    GPIO->CFG[(pad)] = (config)
```

Location: gpio.h:69

Configure the specified digital I/O.

**Example Code for SYS\_GPIO\_CONFIG**

```
// Enable GPIO 5 as GPIO input using no pull-up resistor
SYS_GPIO_CONFIG(GPIO5, GPIO_MODE_GPIO_IN | GPIO_NO_PULL);
```

**Parameters**

Direction	Name	Description
in	<i>pad</i>	Digital I/O pad to configure; use a constant
in	<i>config</i>	I/O configuration; use GPIO_*X_DRIVE, GPIO_LPF_[ENABLE   DISABLE], GPIO_*_PULL, and GPIO_MODE_*

**17.8.3 General-Purpose I/O Interface Function Documentation****17.8.3.1 Sys\_GPIO\_NMIConfig**

```
void Sys_GPIO_NMIConfig(uint32_t config, uint32_t source, uint32_t polarity)
```

Location: gpio.h:80

Configure a source for NMI input selection.

**Example Code for Sys\_GPIO\_NMIConfig**

```
// Configure NMI input using GPIO 13 as active-low source without low-pass filter
Sys_GPIO_NMIConfig(GPIO_LPF_ENABLE, NMI_SRC_GPIO_13, NMI_ACTIVE_LOW);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>config</i>	GPIO pin configuration if NMI is pad
in	<i>source</i>	NMI source; use NMI_SRC_*
in	<i>polarity</i>	NMI polarity; use NMI_ACTIVE_[LOW   HIGH]

## 17.8.3.2 Sys\_GPIO\_IntConfig

```
void Sys_GPIO_IntConfig(uint32_t index, uint32_t config, uint32_t dbnc_clk,
uint32_t dbnc_cnt)
```

Location: gpio.h:105

Configure a GPIO interrupt source.

## Example Code for Sys\_GPIO\_IntConfig

```
// configure GPIO interrupt channel 7 to use GPIO 11 as interrupt source, with
// 1 debounce filter count.
Sys_GPIO_IntConfig(7, (GPIO_INT_DEBOUNCE_ENABLE | GPIO_INT_SRC_GPIO_11),
GPIO_DEBOUNCE_SLOWCLK_DIV1024, 1);
```

## Parameters

Direction	Name	Description
in	<i>index</i>	GPIO interrupt source to configure; use a constant
in	<i>config</i>	GPIO interrupt configuration; use GPIO__INT_DEBOUNCE_[DISABLE   ENABLE], GPIO_INT_SRC_*, and GPIO_INT_EVENT_[NONE   HIGH_LEVEL   LOW_LEVEL   RISING_EDGE   FALLING_EDGE   TRANSITION]
in	<i>dbnc_clk</i>	Interrupt button debounce filter clock; use GPIO_DEBOUNCE_SLOWCLK_DIV[32   1024]
in	<i>dbnc_cnt</i>	Interrupt button debounce filter count

**17.8.3.3 Sys\_GPIO\_CM33JTAGConfig**

```
void Sys_GPIO_CM33JTAGConfig(uint32_t config, uint8_t mode)
```

Location: gpio.h:130

Configure Arm Cortex-M3 SWJ-DP.

**Example Code for Sys\_GPIO\_CM33JTAGConfig**

```
// Enable Arm Cortex-M3 SWJ-DP port and JTAG
Sys_GPIO_CM33JTAGConfig(true, true);
```

**Parameters**

Direction	Name	Description
in	<i>config</i>	JTAG pad configuration; use JTMS_[NO_PULL   WEAK_PULL_UP   WEAK_PULL_DOWN   STRONG_PULL_UP], JTMS_[2X   3X   5X   6X]_DRIVE, JTCK_[NO_PULL   WEAK_PULL_UP   WEAK_PULL_DOWN   STRONG_PULL_UP], JTMS_LPF_[DISABLED   ENABLED], and JTCK_LPF_[DISABLED   ENABLED]
in	<i>mode</i>	Enable one of the two JTAG modes or SW mode; use 0 for SW mode, 1 for JTAG with reset enabled, and 2 for JTAG with reset disabled

**17.8.3.4 Sys\_GPIO\_Set\_High**

```
void Sys_GPIO_Set_High(uint32_t pad)
```

Location: gpio.h:159

Set the specified GPIO output value to high.

**Example Code for Sys\_GPIO\_Set\_High**

```
// Set GPIO2 high
Sys_GPIO_Set_High(GPIO2);
```

**Parameters**

Direction	Name	Description
in	<i>pad</i>	GPIO pad to set high

**17.8.3.5 Sys\_GPIO\_Set\_Low**

```
void Sys_GPIO_Set_Low(uint32_t pad)
```

Location: gpio.h:170

Set the specified GPIO output value to low.

**Example Code for Sys\_GPIO\_Set\_Low**

```
// Set GPIO2 low
Sys_GPIO_Set_Low(GPIO2);
```

**Parameters**

Direction	Name	Description
in	<i>pad</i>	GPIO pad to set low

**17.8.3.6 Sys\_GPIO\_Toggle**

```
void Sys_GPIO_Toggle(uint32_t pad)
```

Location: gpio.h:181

Toggle the current value of the specified GPIO output.

**Example Code for Sys\_GPIO\_Toggle**

```
// Toggle the state of the GPIO2 pin  
Sys\_GPIO\_Toggle(GPIO2);
```

**Parameters**

Direction	Name	Description
in	<i>pad</i>	GPIO pad to toggle

**17.8.3.7 Sys\_GPIO\_Read**

```
uint32_t Sys_GPIO_Read(uint32_t pad)
```

Location: gpio.h:193

Read the specified GPIO value.

Returns:

uint32\_t pin value; 0 or 1

**Example Code for Sys\_GPIO\_Read**

```
// Read the current value of the GPIO2 pin  
Sys\_GPIO\_Read(GPIO2);
```

**Parameters**



## Montana Firmware Reference

Direction	Name	Description
in	<i>pad</i>	GPIO pad to set low

**17.8.3.8 Sys\_GPIO\_Write**

```
void Sys_GPIO_Write(uint32_t pad, bool value)
```

Location: gpio.h:205

Write the specified GPIO value.

**Example Code for Sys\_GPIO\_Write**

```
// Write a 1 to GPIO2
Sys_GPIO_Write(GPIO2, 1);
```

**Parameters**

Direction	Name	Description
in	<i>pad</i>	GPIO pad to write value
in	<i>value</i>	1 or 0 written to GPIO

**17.8.3.9 Sys\_GPIO\_Set\_Direction**

```
void Sys_GPIO_Set_Direction(uint32_t dir)
```

Location: gpio.h:220

Set the input/output direction for any GPIOs configured as GPIOs.

## Montana Firmware Reference

**Example Code for Sys\_GPIO\_Set\_Direction**

```
// Set GPIO2 as an output
Sys_GPIO_Set_Direction(GPIO2_OUTPUT);
```

**Parameters**

Direction	Name	Description
in	<i>dir</i>	Input/output configuration settings for any GPIOs from 0 to 15 that are configured as GPIO pads; use GPIO*_INPUT, and GPIO*_OUTPUT

**17.9 I2C**

Inter-Integrated Circuit (I2C) hardware abstraction layer.

**17.9.1 Summary****Macros**

- [I2C\\_CONFIG\\_MASK](#) : Mask for the I2C\_CFG register.
- [I2C\\_PADS\\_NUM](#) : Number of pads used for the I2C interface, for a single instance.
- [SYS\\_I2C\\_GPIOCONFIG](#) : Macro wrapper for [Sys\\_I2C\\_GPIOConfig\(\)](#) Configure two GPIOs for the specified I2C interface.
- [SYS\\_I2C\\_CONFIG](#) : Macro wrapper for [Sys\\_I2C\\_Config\(\)](#) Apply I2C Master mode related configuration.
- [SYS\\_I2C\\_STARTREAD](#) : Macro wrapper for [Sys\\_I2C\\_StartRead\(\)](#) Send slave address on the bus with a read request.
- [SYS\\_I2C\\_STARTWRITE](#) : Macro wrapper for [Sys\\_I2C\\_StartWrite\(\)](#) Send slave address on the bus with a write request.
- [SYS\\_I2C\\_ACK](#) : Macro wrapper for [Sys\\_I2C\\_ACK\(\)](#) Issue an ACK on the I2C interface.
- [SYS\\_I2C\\_NACK](#) : Macro wrapper for [Sys\\_I2C\\_NACK\(\)](#) Issue a NACK on the I2C interface.
- [SYS\\_I2C\\_LASTDATA](#) : Macro wrapper for [Sys\\_I2C\\_LastData\(\)](#) Indicate that the current data is the last byte.
- [SYS\\_I2C\\_RESET](#) : Macro wrapper for [Sys\\_I2C\\_Reset\(\)](#) Reset the I2C interface.
- [SYS\\_I2C\\_NACKANDSTOP](#) : Macro wrapper for [Sys\\_I2C\\_NackAndStop\(\)](#) Issue a NACK followed by a Stop condition on I2C bus.

**Functions**

- [Sys\\_I2C\\_GPIOConfig](#) : Configure two GPIOs for the specified I2C interface.
- [Sys\\_I2C\\_Config](#) : Apply I2C Master mode related configuration.
- [Sys\\_I2C\\_StartRead](#) : Send slave address on the bus with a read request.
- [Sys\\_I2C\\_StartWrite](#) : Send slave address on the bus with a write request.

## Montana Firmware Reference

- [Sys I2C ACK](#) : Issue a ACK on the I2C interface.
- [Sys I2C NACK](#) : Issue a NACK on the I2C interface.
- [Sys I2C LastData](#) : Indicate that the current data is the last byte.
- [Sys I2C Reset](#) : Reset the I2C interface.
- [Sys I2C NackAndStop](#) : Issue a NACK followed by a Stop condition on I2C bus.

## 17.9.2 I2C Macro Definition Documentation

## 17.9.2.1 I2C\_CONFIG\_MASK

```
#define I2C_CONFIG_MASK (((uint32_t)1U << I2C_CFG_CONNECT_IN_STANDBY_Pos) | \
    ((uint32_t)1U << I2C_CFG_TX_DMA_ENABLE_Pos) | \
    ((uint32_t)1U << I2C_CFG_RX_DMA_ENABLE_Pos) | \
    ((uint32_t)1U << I2C_CFG_TX_INT_ENABLE_Pos) | \
    ((uint32_t)1U << I2C_CFG_RX_INT_ENABLE_Pos) | \
    ((uint32_t)1U << I2C_CFG_BUS_ERROR_INT_ENABLE_Pos) | \
    (1U << I2C_CFG_OVERRUN_INT_ENABLE_Pos) | \
    (1U << I2C_CFG_STOP_INT_ENABLE_Pos) | \
    (1U << I2C_CFG_AUTO_ACK_ENABLE_Pos) | \
    I2C_CFG_SLAVE_PRESCALE_Mask | \
    I2C_CFG_MASTER_PRESCALE_Mask | \
    I2C_CFG_SLAVE_ADDRESS_Mask | \
    (1U << I2C_CFG_SLAVE_Pos))
```

Location: i2c.h:41

Mask for the I2C\_CFG register.

## 17.9.2.2 I2C\_PADS\_NUM

```
#define I2C_PADS_NUM 2U
```

Location: i2c.h:57

Number of pads used for the I2C interface, for a single instance.

## 17.9.2.3 SYS\_I2C\_GPIOCONFIG

```
#define SYS_I2C_GPIOCONFIG Sys I2C GPIOConfig(I2C, (config), (scl), (sda))
```

Location: i2c.h:206

## Montana Firmware Reference

Macro wrapper for [Sys I2C GPIOConfig\(\)](#) Configure two GPIOs for the specified I2C interface.

**Example Code for SYS\_I2C\_GPIOCONFIG**

```
// Configure GPIO3 and GPIO4 as SCL and SDA, enable 1 kOhm pull-up resistors,
// and disable low-pass filter for default I2C interface
SYS\_I2C\_GPIOCONFIG((GPIO_LPF_DISABLE | GPIO_1K_PULL_UP),
GPIO3, GPIO4);
```

**Parameters**

Direction	Name	Description
in	<i>config</i>	GPIO pin configuration for the I2C pads
in	<i>scl</i>	GPIO to use as the I2C transmit pad; use an integer
in	<i>sda</i>	GPIO to use as the I2C receive pad; use an integer

**17.9.2.4 SYS\_I2C\_CONFIG**

```
#define SYS_I2C_CONFIG Sys I2C Config(I2C, (config))
```

Location: i2c.h:229

Macro wrapper for [Sys I2C Config\(\)](#) Apply I2C Master mode related configuration.

**Example Code for SYS\_I2C\_CONFIG**

```
// Apply I2C Master mode related configuration for default I2C interface
// Set up prescaler, auto acknowledge, interrupt, and slave enable
SYS\_I2C\_CONFIG((I2C_SLAVE_PRESCALE_4 |
I2C_AUTO_ACK_ENABLE |
I2C_RX_INT_ENABLE |
I2C_TX_INT_ENABLE |
I2C_STOP_INT_ENABLE |
I2C_OVERRUN_INT_ENABLE |
I2C_BUS_ERROR_INT_ENABLE |
I2C_SLAVE_ENABLE |
(64 << I2C_CFG_SLAVE_ADDRESS_Pos)));
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>config</i>	I2C configurations for master mode; use I2C_[CONNECT   DISCONNECT]_IN_STANDBY, I2C_TX_DMA_[ENABLE   DISABLE] I2C_RX_DMA_[ENABLE   DISABLE] I2C_TX_INT_[ENABLE   DISABLE] I2C_RX_INT_[ENABLE   DISABLE] I2C_BUS_ERROR_INT_[ENABLE   DISABLE] I2C_OVERRUN_INT_[ENABLE   DISABLE] I2C_STOP_INT_[ENABLE   DISABLE] I2C_AUTO_ACK_[ENABLE   DISABLE] I2C_MASTER_PRESCALE_*, I2C_SLAVE_PRESCALE_*, a slave address constant shifted to I2C_CTRL0_SLAVE_ADDRESS_Pos, I2C_SLAVE_[ENABLE   DISABLE]

## 17.9.2.5 SYS\_I2C\_STARTREAD

```
#define SYS_I2C_STARTREAD Sys\_I2C\_StartRead(I2C, (addr))
```

Location: i2c.h:237

Macro wrapper for [Sys\\_I2C\\_StartRead\(\)](#) Send slave address on the bus with a read request.

**Example Code for SYS\_I2C\_STARTREAD**

```
// Send slave address 64 on the default I2C bus with a read request
SYS\_I2C\_STARTREAD(64);
```

## Parameters

Direction	Name	Description
in	<i>addr</i>	I2C address to use for write transaction

## 17.9.2.6 SYS\_I2C\_STARTWRITE

```
#define SYS_I2C_STARTWRITE Sys\_I2C\_StartWrite(I2C, (addr))
```

## Montana Firmware Reference

Location: i2c.h:245

Macro wrapper for [Sys I2C StartWrite\(\)](#) Send slave address on the bus with a write request.

#### Example Code for SYS\_I2C\_STARTWRITE

```
// Send slave address 64 on the default I2C bus with a write request
SYS\_I2C\_STARTWRITE(64);
```

#### Parameters

Direction	Name	Description
in	<i>addr</i>	I2C address to use for write transaction

#### 17.9.2.7 SYS\_I2C\_ACK

```
#define SYS_I2C_ACK Sys I2C ACK(I2C)
```

Location: i2c.h:252

Macro wrapper for [Sys I2C ACK\(\)](#) Issue an ACK on the I2C interface.

#### Example Code for SYS\_I2C\_ACK

```
// Issue a ACK on the default I2C interface
SYS\_I2C\_ACK();
```

#### 17.9.2.8 SYS\_I2C\_NACK

```
#define SYS_I2C_NACK Sys I2C NACK(I2C)
```

Location: i2c.h:259

Macro wrapper for [Sys I2C NACK\(\)](#) Issue a NACK on the I2C interface.

**Example Code for SYS\_I2C\_NACK**

```
// Issue a NACK on the default I2C interface  
SYS\_I2C\_NACK();
```

**17.9.2.9 SYS\_I2C\_LASTDATA**

```
#define SYS_I2C_LASTDATA Sys I2C LastData(I2C)
```

Location: i2c.h:266

Macro wrapper for [Sys I2C LastData\(\)](#) Indicate that the current data is the last byte.

**Example Code for SYS\_I2C\_LASTDATA**

```
//Indicate that the current data is the last byte  
SYS\_I2C\_LASTDATA();
```

**17.9.2.10 SYS\_I2C\_RESET**

```
#define SYS_I2C_RESET Sys I2C Reset(I2C)
```

Location: i2c.h:273

Macro wrapper for [Sys I2C Reset\(\)](#) Reset the I2C interface.

**Example Code for SYS\_I2C\_RESET**

```
// Reset the default I2C interface  
SYS\_I2C\_RESET();
```

### 17.9.2.11 SYS\_I2C\_NACKANDSTOP

```
#define SYS_I2C_NACKANDSTOP Sys\_I2C\_NackAndStop(I2C)
```

Location: i2c.h:280

Macro wrapper for [Sys\\_I2C\\_NackAndStop\(\)](#) Issue a NACK followed by a Stop condition on I2C bus.

#### Example Code for SYS\_I2C\_NACKANDSTOP

```
// Issue a NACK followed by a Stop condition on default I2C bus  
SYS\_I2C\_NACKANDSTOP();
```

## 17.9.3 I2C Function Documentation

### 17.9.3.1 Sys\_I2C\_GPIOConfig

```
void Sys_I2C_GPIOConfig(const I2C_Type * i2c, uint32_t config, uint32_t scl,  
uint32_t sda)
```

Location: i2c.h:68

Configure two GPIOs for the specified I2C interface.

#### Example Code for Sys\_I2C\_GPIOConfig

```
// Configure GPIO3 and GPIO4 as SCL and SDA, enable 1 kOhm pull-up resistors,  
// and disable low-pass filter for I2C interface  
Sys\_I2C\_GPIOConfig(I2C, (GPIO_LPF_DISABLE | GPIO_1K_PULL_UP),  
GPIO3, GPIO4);
```

#### Parameters



## Montana Firmware Reference

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance
in	<i>config</i>	GPIO pin configuration for the I2C pads
in	<i>scl</i>	GPIO to use as the I2C transmit pad; use an integer
in	<i>sda</i>	GPIO to use as the I2C receive pad; use an integer

**17.9.3.2 Sys\_I2C\_Config**

```
void Sys_I2C_Config(I2C_Type * i2c, uint32_t config)
```

Location: i2c.h:110

Apply I2C Master mode related configuration.

**Example Code for Sys\_I2C\_Config**

```
// Apply I2C Master mode related configuration for I2C interface
// Set up prescaler, auto acknowledge, interrupt, and slave enable
Sys_I2C_Config(I2C, (I2C_SLAVE_PRESCALE_4 |
    I2C_AUTO_ACK_ENABLE |
    I2C_RX_INT_ENABLE |
    I2C_TX_INT_ENABLE |
    I2C_STOP_INT_ENABLE |
    I2C_OVERRUN_INT_ENABLE |
    I2C_BUS_ERROR_INT_ENABLE |
    I2C_SLAVE_ENABLE |
    (64 << I2C_CFG_SLAVE_ADDRESS_Pos)));
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance
in	<i>config</i>	I2C configurations for master mode; use I2C_[CONNECT   DISCONNECT]_IN_STANDBY, I2C_TX_DMA_[ENABLE   DISABLE] I2C_RX_DMA_[ENABLE   DISABLE] I2C_TX_INT_[ENABLE   DISABLE] I2C_RX_INT_[ENABLE   DISABLE] I2C_BUS_ERROR_INT_[ENABLE   DISABLE] I2C_OVERRUN_INT_[ENABLE   DISABLE] I2C_STOP_INT_[ENABLE   DISABLE] I2C_AUTO_ACK_[ENABLE   DISABLE] I2C_MASTER_PRESCALE_*, I2C_SLAVE_PRESCALE_*, a slave address constant shifted to I2C_CTRL0_SLAVE_ADDRESS_Pos, I2C_SLAVE_[ENABLE   DISABLE]

## 17.9.3.3 Sys\_I2C\_StartRead

```
void Sys_I2C_StartRead(I2C_Type * i2c, uint32_t addr)
```

Location: i2c.h:122

Send slave address on the bus with a read request.

## Example Code for Sys\_I2C\_StartRead

```
// Send slave address 64 on the I2C bus with a read request
Sys_I2C_StartRead(I2C, 64);
```

## Parameters

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance
in	<i>addr</i>	I2C address to use for write transaction

## 17.9.3.4 Sys\_I2C\_StartWrite

```
void Sys_I2C_StartWrite(I2C_Type * i2c, uint32_t addr)
```

## Montana Firmware Reference

Location: i2c.h:136

Send slave address on the bus with a write request.

#### Example Code for Sys\_I2C\_StartWrite

```
// Send slave address 64 on the I2C bus with a write request
Sys_I2C_StartWrite(I2C, 64);
```

#### Parameters

Direction	Name	Description
in	<i>i2c</i>	I2C instance number
in	<i>addr</i>	I2C address to use for write transaction

#### 17.9.3.5 Sys\_I2C\_ACK

```
void Sys_I2C_ACK(I2C_Type * i2c)
```

Location: i2c.h:148

Issue a ACK on the I2C interface.

#### Example Code for Sys\_I2C\_ACK

```
// Issue a ACK on the I2C interface
Sys_I2C_ACK(I2C);
```

#### Parameters

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance

### 17.9.3.6 Sys\_I2C\_NACK

```
void Sys_I2C_NACK(I2C_Type * i2c)
```

Location: i2c.h:159

Issue a NACK on the I2C interface.

#### Example Code for Sys\_I2C\_NACK

```
// Issue a NACK on the I2C interface  
Sys\_I2C\_NACK(I2C);
```

#### Parameters

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance

### 17.9.3.7 Sys\_I2C\_LastData

```
void Sys_I2C_LastData(I2C_Type * i2c)
```

Location: i2c.h:170

Indicate that the current data is the last byte.

#### Example Code for Sys\_I2C\_LastData

```
//Indicate that the current data is the last byte  
Sys\_I2C\_LastData(I2C);
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance

## 17.9.3.8 Sys\_I2C\_Reset

```
void Sys_I2C_Reset(I2C_Type * i2c)
```

Location: i2c.h:181

Reset the I2C interface.

## Example Code for Sys\_I2C\_Reset

```
// Reset the I2C interface  
Sys\_I2C\_Reset(I2C);
```

## Parameters

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance

## 17.9.3.9 Sys\_I2C\_NackAndStop

```
void Sys_I2C_NackAndStop(I2C_Type * i2c)
```

Location: i2c.h:192

Issue a NACK followed by a Stop condition on I2C bus.

## Montana Firmware Reference

**Example Code for Sys\_I2C\_NackAndStop**

```
// Issue a NACK followed by a Stop condition on I2C bus
Sys_I2C_NackAndStop(I2C);
```

**Parameters**

Direction	Name	Description
in	<i>i2c</i>	Pointer to the I2C instance

**17.10 LSAD**

LSAD hardware abstraction layer.

**17.10.1 Summary****Data Structures**

- [F\\_LSAD\\_TRIM](#) : LSAD structure for offset/gain conversion function.

**Macros**

- [LSAD\\_OFFSET\\_ERROR\\_CONV\\_QUOTIENT](#) : LSAD offset conversion quotient.
- [LSAD\\_GAIN\\_ERROR\\_CONV\\_QUOTIENT](#) : LSAD gain conversion quotient.
- [ERROR\\_LSAD\\_INPUT\\_CFG](#) : Error code for failed configuration.
- [PRE\\_SEL\\_SIZE](#) : Value size of pre-select inputs in bits.

**Functions**

- [Sys\\_LSAD\\_Gain\\_Offset](#) : Convert a gain and offset value from NVR in integer format to float format.
- [Sys\\_LSAD\\_TempSensor\\_Gain\\_Offset](#) : Convert a gain and offset value from NVR in integer format to float format for the temperature sensor.
- [Sys\\_LSAD\\_InputConfig](#) : Configure LSAD input channel.

**17.10.2 LSAD Data Structures Type Documentation****17.10.2.1 F\_LSAD\_TRIM**

## Montana Firmware Reference

Location: lsad.h:53

LSAD structure for offset/gain conversion function.

#### Data Fields

Type	Name	Description
float	<i>lf_offset</i>	Low frequency LSAD offset.
float	<i>hf_offset</i>	High frequency LSAD offset.
float	<i>lf_gain</i>	Low frequency LSAD gain.
float	<i>hf_gain</i>	High frequency LSAD gain.

### 17.10.3 LSAD Macro Definition Documentation

#### 17.10.3.1 LSAD\_OFFSET\_ERROR\_CONV\_QUOTIENT

```
#define LSAD_OFFSET_ERROR_CONV_QUOTIENT 32768.0f;
```

Location: lsad.h:41

LSAD offset conversion quotient.

#### 17.10.3.2 LSAD\_GAIN\_ERROR\_CONV\_QUOTIENT

```
#define LSAD_GAIN_ERROR_CONV_QUOTIENT 65536.0f;
```

Location: lsad.h:44

LSAD gain conversion quotient.

#### 17.10.3.3 ERROR\_LSAD\_INPUT\_CFG

```
#define ERROR_LSAD_INPUT_CFG 0x80
```

Location: lsad.h:47

Error code for failed configuration.

#### 17.10.3.4 PRE\_SEL\_SIZE

```
#define PRE_SEL_SIZE 4
```

Location: lsad.h:50

Value size of pre-select inputs in bits.

### 17.10.4 LSAD Function Documentation

#### 17.10.4.1 Sys\_LSAD\_Gain\_Offset

```
void Sys_LSAD_Gain_Offset(const volatile struct LSAD_TRIM * i_gain_offset,
struct F\_LSAD\_TRIM * f_gain_offset)
```

Location: lsad.h:79

Convert a gain and offset value from NVR in integer format to float format.

#### Parameters

Direction	Name	Description
in	<i>i_gain_offset</i>	Gain and offset error from NVR, raw integer form
out	<i>f_gain_offset</i>	Gain and offset error converted to floating point.

#### 17.10.4.2 Sys\_LSAD\_TempSensor\_Gain\_Offset

```
void Sys_LSAD_TempSensor_Gain_Offset(const volatile struct TEMP_SENSOR_TRIM * i_
gain_offset, struct F\_LSAD\_TRIM * f_gain_offset)
```

Location: lsad.h:100

Convert a gain and offset value from NVR in integer format to float format for the temperature sensor.

#### Parameters



## Montana Firmware Reference

Direction	Name	Description
in	<i>i_gain_offset</i>	Gain and offset error from NVR, raw integer form
out	<i>f_gain_offset</i>	Gain and offset error converted to floating point.

**17.10.4.3 Sys\_LSAD\_InputConfig**

```
uint32_t Sys_LSAD_InputConfig(uint32_t num, uint32_t source, uint32_t pos_gpio,
uint32_t neg_gpio)
```

Location: lsad.h:124

Configure LSAD input channel.

Returns:

Returns success/fail result of configuration. 0 = success.

**Example Code for Sys\_LSAD\_InputConfig**

```
// Use LSAD channel 0
// Set LSAD positive source to gpio selection source 1 and negative source to
// ground
// Connect GPIO 7 to the LSAD
// No GPIO used for negative input (-1)
Sys_LSAD_InputConfig(0, LSAD_POS_INPUT_SEL1 | LSAD_NEG_INPUT_GND,
GPIO7, -1);
```

**Parameters**

Direction	Name	Description
in	<i>num</i>	Channel number; use an integer
in	<i>source</i>	Select ADC channel input source use LSAD_[POS   NEG]_INPUT_[SEL*   AOUT   VBAT   TEMP   GND].
in	<i>pos_gpio</i>	Select GPIO to use for positive input(if applicable); use an integer. If no GPIO used, use a negative integer.

## Montana Firmware Reference

Direction	Name	Description
in	<i>neg_gpio</i>	Select GPIO to use for negative input(if applicable); use an integer. If no GPIO used, use a negative integer.

**17.11 NESTED VECTORED INTERRUPT CONTROLLER**

Nested Vectored Interrupt Controller (NVIC) hardware abstraction layer.

**17.11.1 Summary****Functions**

- [Sys\\_NVIC\\_DisableAllInt](#) : Disable all external interrupts.
- [Sys\\_NVIC\\_ClearAllPendingInt](#) : Clear the pending status for all external interrupts.

**17.11.2 Nested Vectored Interrupt Controller Function Documentation****17.11.2.1 Sys\_NVIC\_DisableAllInt**

```
__STATIC_INLINE void Sys_NVIC_DisableAllInt()
```

Location: nvic.h:42

Disable all external interrupts.

**Example Code for Sys\_NVIC\_DisableAllInt**

```
// Disable all external interrupts
Sys_NVIC_DisableAllInt();
```

**17.11.2.2 Sys\_NVIC\_ClearAllPendingInt**

```
__STATIC_INLINE void Sys_NVIC_ClearAllPendingInt()
```

Location: nvic.h:53

Clear the pending status for all external interrupts.

**Example Code for Sys\_NVIC\_ClearAllPendingInt**

```
// Clear all pending external interrupts  
Sys\_NVIC\_ClearAllPendingInt\(\) ;
```

**17.12 POWER**

Power Supply Hardware Abstraction Layer.

**17.12.1 Summary****Functions**

- [Sys\\_Power\\_RFEnable](#) : RF Power Switch and Isolation.
- [Sys\\_Power\\_CC312AO\\_Enable](#) : CryptoCell312AO Power Switch and Isolation.
- [Sys\\_Power\\_CC312AO\\_Disable](#) : CryptoCell312AO Power Switch and Isolation.

**17.12.2 POWER Function Documentation****17.12.2.1 Sys\_Power\_RFEnable**

```
void Sys_Power_RFEnable()
```

Location: power.h:41

RF Power Switch and Isolation.

**Example Code for Sys\_Power\_RFEnable**

```
// Enable RF power switches, remove RF Isolation  
Sys\_Power\_RFEnable\(\) ;
```

**17.12.2.2 Sys\_Power\_CC312AO\_Enable**

```
void Sys_Power_CC312AO_Enable()
```

Location: power.h:58

CryptoCell312AO Power Switch and Isolation.

**Example Code for Sys\_Power\_CC312AO\_Enable**

```
// Enable the CryptoCell block and remove its power isolation  
Sys\_Power\_CC312AO\_Enable\(\);
```

**17.12.2.3 Sys\_Power\_CC312AO\_Disable**

```
void Sys_Power_CC312AO_Disable()
```

Location: power.h:77

CryptoCell312AO Power Switch and Isolation.

**Example Code for Sys\_Power\_CC312AO\_Disable**

```
// Disable and isolate power from the CryptoCell block  
Sys\_Power\_CC312AO\_Disable\(\);
```

**17.13 RFFE RADIO FREQUENCY FRONT END**

Radio Frequency Front End (RFFE) hardware abstraction layer.

**17.13.1 Summary****Macros**

## Montana Firmware Reference

- [STABILIZATION\\_DELAY](#) : External include files.
- [MEASUREMENT\\_DELAY](#) : Corresponds to sample rate of the LSAD as configured (625 Hz)
- [V\\_TO\\_MV](#) : Factor for converting back and forth from mV to V.
- [V\\_TO\\_MV\\_F](#) : Float iteration of factor for converting back and forth from mV to V.
- [DEF\\_CHANNEL](#) : Default LSAD channel used to measure voltage rails.
- [MAX\\_LSAD\\_CHANNEL](#) : Maximum number of LSAD channels in the design.
- [VDDPA\\_EN](#) : VDDPA enable selection.
- [VDDPA\\_DIS](#) : VDDPA disable selection.
- [VCC\\_VDDRF\\_MARGIN](#) : We strongly recommended having VCC at least 50mV higher than VDDRF.
- [TRIM\\_MARGIN](#) : Trim margin.
- [MV\\_PER\\_DBM\\_VDDPA](#) : Estimated voltage increase per 1dBm increased TX power.
- [MV\\_PER\\_DBM\\_VDDRF](#) : Estimated voltage increase per 1dBm increased TX power.
- [STEPS\\_PER\\_DBM\\_VDDRF](#) : Estimated trim steps per 1dBm increased TX power.
- [STEPS\\_PER\\_DBM\\_VDDPA](#) : Estimated trim steps per 1dBm increased TX power.
- [RF\\_MAX\\_POWER](#) : Maximum RF output power possible.
- [RF\\_MAX\\_POWER\\_NO\\_VDDPA](#) : Maximum RF output power possible without using VDDPA.
- [RF\\_NO\\_VDDPA\\_TYPICAL\\_POWER](#) : Typical RF output power when VDDPA is not used, with default trims.
- [RF\\_DEFAULT\\_POWER](#) : RF output power used by default.
- [RF\\_MIN\\_POWER](#) : Minimum possible RF output power.
- [PA\\_PWR\\_BYTE\\_0DBM](#) : RF Output Power code for 0dBm.
- [PA\\_ENABLE\\_BIAS\\_SETTING](#) : Power amplifier bias enable.
- [PA\\_DISABLE\\_BIAS\\_SETTING](#) : Power amplifier bias disable.
- [SW\\_CTRL\\_DELAY\\_3\\_BYTE](#) : Switch control delay.
- [RAMPUP\\_DELAY\\_3\\_BYTE](#) : Ramp-up delay.
- [DISABLE\\_DELAY\\_3\\_BYTE](#) : Disable delay.
- [ERRNO\\_TX\\_POWER\\_MARKER](#) : Error marker for RFFE errors.
- [ERRNO\\_NO\\_TRIMS](#) : No trims found when attempting to adjust voltage rails.
- [ERRNO\\_RFFE\\_MISSINGSETTING\\_ERROR](#) : Setting does not exist.
- [ERRNO\\_RFFE\\_INVALIDSETTING\\_ERROR](#) : Setting is not possible.
- [ERRNO\\_RFFE\\_VCC\\_INSUFFICIENT](#) : VCC is too low to increase VDDRF sufficiently to support the requested RF output power.
- [WARNING\\_RFFE\\_VLOW\\_POWER\\_STATE](#) : Warning that the device is in a very low RF output power state.
- [WARNING\\_RFFE\\_PA\\_ENABLED\\_STATE](#) : Warning that the device has the power amplifier enabled.
- [CONVERT](#) : Converts an ADC code to a voltage, calculated as follows  $\text{voltage} = \text{adc\_code} * (2 \text{ V} * 1000 [\text{mV}] / 2^{14} \text{ steps})$ .
- [SWAP](#) : Swap the values in variables a and b.
- [SYS\\_RFFE\\_SETTXPOWER](#) : Set the TX Power according to the desired target value with an accuracy of +/-1 dBm for +6 dBm to -17 dBm.

## Functions

- [Sys\\_RFFE\\_GetTXPower](#) : Retrieve the current setting for RF output power by using the values retrieved from the appropriate registers.
- [Sys\\_RFFE\\_SetTXPower](#) : Set the TX Power according to the desired target value with an accuracy of +/-1 dBm for +6 dBm to -17 dBm.

### 17.13.2 RFFE Radio Frequency Front End Macro Definition Documentation

#### 17.13.2.1 STABILIZATION\_DELAY

```
#define STABILIZATION_DELAY (SystemCoreClock * 3 / 625)
```

Location: rffe.h:46

External include files.

Three times the length of time corresponding to the minimum sample rate, which is deemed sufficient to allow the LSAD to stabilize

#### 17.13.2.2 MEASUREMENT\_DELAY

```
#define MEASUREMENT_DELAY (SystemCoreClock / 625)
```

Location: rffe.h:49

Corresponds to sample rate of the LSAD as configured (625 Hz)

#### 17.13.2.3 V\_TO\_MV

```
#define V_TO_MV 1000
```

Location: rffe.h:52

Factor for converting back and forth from mV to V.

#### 17.13.2.4 V\_TO\_MV\_F

```
#define V_TO_MV_F 1000.0f
```

Location: rffe.h:55

Float iteration of factor for converting back and forth from mV to V.

#### 17.13.2.5 DEF\_CHANNEL

```
#define DEF_CHANNEL 6
```

Location: rffe.h:58

Default LSAD channel used to measure voltage rails.

#### 17.13.2.6 MAX\_LSAD\_CHANNEL

```
#define MAX_LSAD_CHANNEL 7
```

Location: rffe.h:61

Maximum number of LSAD channels in the design.

#### 17.13.2.7 VDDPA\_EN

```
#define VDDPA_EN 1
```

Location: rffe.h:64

VDDPA enable selection.

#### 17.13.2.8 VDDPA\_DIS

```
#define VDDPA_DIS 0
```

Location: rffe.h:67

VDDPA disable selection.

#### 17.13.2.9 VCC\_VDDRF\_MARGIN

```
#define VCC_VDDRF_MARGIN 50
```

Location: rffe.h:70

We strongly recommended having VCC at least 50mV higher than VDDRF.

**17.13.2.10 TRIM\_MARGIN**

```
#define TRIM_MARGIN 10    /*mv*/
```

Location: rffe.h:74

Trim margin.

The granularity of trims for VDDRF allow for a certain error above or below the set value

**17.13.2.11 MV\_PER\_DBM\_VDDPA**

```
#define MV_PER_DBM_VDDPA 100
```

Location: rffe.h:77

Estimated voltage increase per 1dBm increased TX power.

**17.13.2.12 MV\_PER\_DBM\_VDDRF**

```
#define MV_PER_DBM_VDDRF 60
```

Location: rffe.h:80

Estimated voltage increase per 1dBm increased TX power.

**17.13.2.13 STEPS\_PER\_DBM\_VDDRF**

```
#define STEPS_PER_DBM_VDDRF 6
```

Location: rffe.h:83

Estimated trim steps per 1dBm increased TX power.

**17.13.2.14 STEPS\_PER\_DBM\_VDDPA**

```
#define STEPS_PER_DBM_VDDPA 10
```

Location: rffe.h:86



Estimated trim steps per 1dBm increased TX power.

**17.13.2.15 RF\_MAX\_POWER**

```
#define RF_MAX_POWER 6
```

Location: rffe.h:89

Maximum RF output power possible.

**17.13.2.16 RF\_MAX\_POWER\_NO\_VDDPA**

```
#define RF_MAX_POWER_NO_VDDPA 2
```

Location: rffe.h:92

Maximum RF output power possible without using VDDPA.

**17.13.2.17 RF\_NO\_VDDPA\_TYPICAL\_POWER**

```
#define RF_NO_VDDPA_TYPICAL_POWER 0
```

Location: rffe.h:95

Typical RF output power when VDDPA is not used, with default trims.

**17.13.2.18 RF\_DEFAULT\_POWER**

```
#define RF_DEFAULT_POWER 0
```

Location: rffe.h:98

RF output power used by default.

**17.13.2.19 RF\_MIN\_POWER**

```
#define RF_MIN_POWER -17
```

Location: rffe.h:101

Minimum possible RF output power.

#### 17.13.2.20 PA\_PWR\_BYTE\_0DBM

```
#define PA_PWR_BYTE_0DBM 0x0C
```

Location: rffe.h:104

RF Output Power code for 0dBm.

#### 17.13.2.21 PA\_ENABLE\_BIAS\_SETTING

```
#define PA_ENABLE_BIAS_SETTING 0xF3
```

Location: rffe.h:107

Power amplifier bias enable.

#### 17.13.2.22 PA\_DISABLE\_BIAS\_SETTING

```
#define PA_DISABLE_BIAS_SETTING 0x73
```

Location: rffe.h:110

Power amplifier bias disable.

#### 17.13.2.23 SW\_CTRL\_DELAY\_3\_BYTE

```
#define SW_CTRL_DELAY_3_BYTE ((uint8_t)0x2U)
```

Location: rffe.h:114

Switch control delay.

#### 17.13.2.24 RAMPUP\_DELAY\_3\_BYTE

```
#define RAMPUP_DELAY_3_BYTE ((uint8_t)0x2U)
```

Location: rffe.h:117

Ramp-up delay.

#### 17.13.2.25 DISABLE\_DELAY\_3\_BYTE

```
#define DISABLE_DELAY_3_BYTE ((uint8_t)0x2U)
```

Location: rffe.h:120

Disable delay.

#### 17.13.2.26 ERRNO\_TX\_POWER\_MARKER

```
#define ERRNO_TX_POWER_MARKER 0x30
```

Location: rffe.h:124

Error marker for RFFE errors.

#### 17.13.2.27 ERRNO\_NO\_TRIMS

```
#define ERRNO_NO_TRIMS (0x01 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:127

No trims found when attempting to adjust voltage rails.

#### 17.13.2.28 ERRNO\_RFFE\_MISSINGSETTING\_ERROR

```
#define ERRNO_RFFE_MISSINGSETTING_ERROR (0x02 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:130

Setting does not exist.

## Montana Firmware Reference

**17.13.2.29 ERRNO\_RFFE\_INVALIDSETTING\_ERROR**

```
#define ERRNO_RFFE_INVALIDSETTING_ERROR (0x03 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:133

Setting is not possible.

**17.13.2.30 ERRNO\_RFFE\_VCC\_INSUFFICIENT**

```
#define ERRNO_RFFE_VCC_INSUFFICIENT (0x04 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:136

VCC is too low to increase VDDRF sufficiently to support the requested RF output power.

**17.13.2.31 WARNING\_RFFE\_VLOW\_POWER\_STATE**

```
#define WARNING_RFFE_VLOW_POWER_STATE (0x05 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:140

Warning that the device is in a very low RF output power state.

**17.13.2.32 WARNING\_RFFE\_PA\_ENABLED\_STATE**

```
#define WARNING_RFFE_PA_ENABLED_STATE (0x06 | ERRNO\_TX\_POWER\_MARKER)
```

Location: rffe.h:143

Warning that the device has the power amplifier enabled.

**17.13.2.33 CONVERT**

```
#define CONVERT ((uint32_t)((x * 1000) >> 13))
```

Location: rffe.h:154

Converts an ADC code to a voltage, calculated as follows  $\text{voltage} = \text{adc\_code} * (2 \text{ V} * 1000 \text{ [mV]} / 2^{14} \text{ steps})$ .

Returns:

The voltage output in mV

### Assumptions

Low frequency mode for the ADC is used, meaning that the resolution of the ADC is 14-bits. CONVERT provides voltage level as a milliVolt value based on the input ADC code.

### Parameters

Direction	Name	Description
in	x	the ADC code input

#### 17.13.2.34 SWAP

```
#define SWAP ((t) = (a), (a) = (b), (b) = (t))
```

Location: rffe.h:164

Swap the values in variables a and b.

Returns:

a holds the value previously in b

Returns:

b holds the value previously in a

### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>a</i>	holds the value that must go to b
in	<i>b</i>	holds the value that must go to a
in	<i>t</i>	a temporary buffer for the swap

**17.13.2.35 SYS\_RFFE\_SETTXPOWER**

```
#define SYS_RFFE_SETTXPOWER Sys\_RFFE\_SetTXPower(target, DEF\_CHANNEL, VDDPA\_DIS)
```

Location: rffe.h:208

Set the TX Power according to the desired target value with an accuracy of +/-1 dBm for +6 dBm to -17 dBm.

This function sets VDDRF, VDDPA, and PA\_PWR (RF\_REG1A) when applicable. Note: This function provides RF TX power configurations that match the requested levels, without considering the potential for increased power consumption due to the use of VDDPA. target Target transmission power in the range from -17 to +6 dBm in 1 dBm increments.

Returns:

Return value error value, if any

**Example Code for SYS\_RFFE\_SETTXPOWER**

```
// Reads the current register settings and measures VDDRF, if required, to
// determine the current TX power setting.
result = SYS\_RFFE\_SETTXPOWER(0);
```

Returns:

Return value error value, if any

**Example Code for SYS\_RFFE\_SETTXPOWER**

```
// Reads the current register settings and measures VDDRF, if required, to
// determine the current TX power setting.
result = SYS\_RFFE\_SETTXPOWER(0);
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>target</i>	Target transmission power in the range from -17 to +6 dBm in 1 dBm increments.

## 17.13.3 RFFE Radio Frequency Front End Function Documentation

## 17.13.3.1 Sys\_RFFE\_GetTXPower

```
int8_t Sys_RFFE_GetTXPower(uint32_t lsad_channel)
```

Location: rffe.h:173

Retrieve the current setting for RF output power by using the values retrieved from the appropriate registers.

Returns:

The currently set TX output power. Returns -100 in error state.

**Example Code for Sys\_RFFE\_GetTXPower**

```
// Use LSAD channel 0 to measure VDDRF if neccessary to determine the currently
// set TX output power.
result = Sys\_RFFE\_GetTXPower(0);
```

## Parameters

Direction	Name	Description
in	<i>lsad_channel</i>	The LSAD channel used for measuring VDDRF

## 17.13.3.2 Sys\_RFFE\_SetTXPower

```
uint32_t Sys_RFFE_SetTXPower(int8_t target, uint8_t lsad_channel, bool pa_en)
```

## Montana Firmware Reference

Location: rffe.h:193

Set the TX Power according to the desired target value with an accuracy of +/-1 dBm for +6 dBm to -17 dBm.

This function sets VDDRF, VDDPA, and PA\_PWR (RF\_REG1A) when applicable. Note: This function provides RF TX power configurations that match the requested levels, without considering the potential for increased power consumption due to the use of VDDPA. target Target transmission power in the range from -17 to +6 dBm in 1 dBm increments. lsad\_channel LSAD channel to use to measure rails, if necessary. pa\_en If 1, the power amplifier will be enabled, otherwise, it will be disabled. The power amplifier will be enabled regardless if 'target' is greater than 2.

Returns:

Return value error value, if any

#### Example Code for Sys\_RFFE\_SetTXPower

```
// Set the TX power for the device to 6 dBm, uses LSAD channel 0 to measure
// (unused in the case of 6 dBm), and enables VDDPA.
result = Sys_RFFE_SetTXPower(6, 0, VDDPA_EN);
```

Returns:

Return value error value, if any

#### Example Code for Sys\_RFFE\_SetTXPower

```
// Set the TX power for the device to 6 dBm, uses LSAD channel 0 to measure
// (unused in the case of 6 dBm), and enables VDDPA.
result = Sys_RFFE_SetTXPower(6, 0, VDDPA_EN);
```

#### Parameters

Direction	Name	Description
in	<i>target</i>	Target transmission power in the range from -17 to +6 dBm in 1 dBm increments.
in	<i>lsad_channel</i>	LSAD channel to use to measure rails, if necessary.
in	<i>pa_en</i>	If 1, the power amplifier will be enabled, otherwise, it will be disabled. The power amplifier will be enabled regardless if 'target' is greater than 2.



## 17.14 RTC

Real Time Clock Hardware Abstraction Layer.

### 17.14.1 Summary

#### Functions

- [Sys\\_RTC\\_Config](#) : Configure RTC block.
- [Sys\\_RTC\\_Value](#) : Read the current value of the RTC timer.

### 17.14.2 RTC Function Documentation

#### 17.14.2.1 Sys\_RTC\_Config

```
void Sys_RTC_Config(uint32_t start_value, uint32_t rtc_ctrl)
```

Location: rtc.h:48

Configure RTC block.

#### Example Code for Sys\_RTC\_Config

```
// Configure and enable the real time clock to count down from 32767, use the
// external 32kHz crystal as the clock, fire an alarm once a second.
Sys\_RTC\_Config(RTC_CNT_START_32767, RTC_CLK_SRC_XTAL32K |
    RTC_ALARM_1S |
    RTC_ENABLE);
```

#### Parameters

Direction	Name	Description
in	<i>start_value</i>	Start value for the RTC timer counter; use a 32 bit value
in	<i>rtc_ctrl</i>	RTC control register; use RTC_FORCE_CLOCK, RTC_RESET, RTC_ALARM_*, RTC_CLK_SRC_*, and RTC_[DISABLE   ENABLE]

#### 17.14.2.2 Sys\_RTC\_Value

```
uint32_t Sys_RTC_Value()
```

Location: rtc.h:60

Read the current value of the RTC timer.

Returns:

RTC timer counter current value

#### Example Code for Sys\_RTC\_Value

```
// Return the current value of the RTC counter  
result = Sys\_RTC\_Value();
```

### 17.15 SIMPLE ASSERTIONS

Simple Assertion (SASSERT) hardware abstraction layer.

#### 17.15.1 Summary

##### Macros

- [SYS\\_ASSERT](#) : Assertion handler; default behavior is no operation.

#### 17.15.2 Simple Assertions Macro Definition Documentation

##### 17.15.2.1 SYS\_ASSERT

```
#define SYS_ASSERT False
```

Location: sassert.h:47

Assertion handler; default behavior is no operation.

## 17.16 SENSOR API

Sensor Hardware Abstraction Layer.

### 17.16.1 Summary

#### Functions

- [Sys\\_Sensor\\_ADCCfg](#) : Configure the sensor interface, ensuring the sensor is powered if possible.
- [Sys\\_Sensor\\_IntCfg](#) : Configure sensor integration states.
- [Sys\\_Sensor\\_IdleCfg](#) : Configure sensor idle time state.
- [Sys\\_Sensor\\_TimerCfg](#) : Configure sensor timer settings.
- [Sys\\_Sensor\\_StorageCfg](#) : Configure data storage settings.
- [Sys\\_Sensor\\_DelayCfg](#) : Configure sensor delay clocks and length.
- [Sys\\_Sensor\\_Enable](#) : Enable the sensor.
- [Sys\\_Sensor\\_Disable](#) : Disable the sensor.
- [Sys\\_Sensor\\_TimerReset](#) : The sensor timer counter, the sensor timer enable and the ADC counter are reset.
- [Sys\\_Sensor\\_CurrentState](#) : Read the current delay state of the sensor interface.
- [Sys\\_Sensor\\_CurrentCountValue](#) : Read the current value of the sensor's main counter.

### 17.16.2 Sensor API Function Documentation

#### 17.16.2.1 Sys\_Sensor\_ADCCfg

```
void Sys_Sensor_ADCCfg(uint32_t if_cfg, uint32_t wedac_high, uint32_t wedac_low, uint32_t clk_cfg)
```

Location: sensor.h:48

Configure the sensor interface, ensuring the sensor is powered if possible.

## Montana Firmware Reference

**Example Code for Sys\_Sensor\_ADCConfig**

```

// Configure and enable the sensor interface with the following configuration:
// - RE connected to VSSA (ground)
// - Interface measurement range set to 50 nA
// - Default interface current offset set to 20 nA
// - Enable internal automatic calibration of the sensor ADC
// - Enable the sensor amplifier
// - Enable the guard buffer
// - Set high and low states WEDAC voltage to 600 mV
// - Set sensor interface clock source to the RTC
Sys_Sensor_ADCConfig(SENSOR_ENABLED |
                     SENSOR_RE_VSSA      |
                     SENSOR_IRANGE_50NA  |
                     SENSOR_IOFFSET_20NA |
                     SENSOR_CALIB_ENABLED |
                     SENSOR_AMP_ENABLED  |
                     SENSOR_GUARD_ENABLED, SENSOR_WEDAC_HIGH_0600, SENSOR_WEDAC_
LOW_0600,
                     SENSOR_CLK_RTC);

```

**Parameters**

Direction	Name	Description
in	<i>if_cfg</i>	interface configuration
in	<i>wedac_high</i>	WEDAC output voltage during pulse (16mV steps) (except 0x1F -> 0x20 = 8mV step.)
in	<i>wedac_low</i>	WEDAC output voltage not during pulse (16mV steps) (except 0x1F -> 0x20 = 8mV step.)
in	<i>clk_cfg</i>	select interface clock source

**17.16.2.2 Sys\_Sensor\_IntConfig**

```
void Sys_Sensor_IntConfig(uint32_t pulse_count, uint32_t pre_count)
```

Location: sensor.h:79

Configure sensor integration states.

## Montana Firmware Reference

**Example Code for Sys\_Sensor\_IntConfig**

```
// Configure the duration of sensor integration states, pulse count and
// pre count. Both states are set to 2 periods of the SENSOR_CLK.
Sys_Sensor_IntConfig(2,2);
```

**Parameters**

Direction	Name	Description
in	<i>pulse_count</i>	Duration of "Pulse Count Sample" state
in	<i>pre_count</i>	Absolute Value of main counter to trigger the change of "Pre Count Sample" state

**17.16.2.3 Sys\_Sensor\_IdleConfig**

```
void Sys_Sensor_IdleConfig(uint32_t idle_count)
```

Location: sensor.h:96

Configure sensor idle time state.

**Example Code for Sys\_Sensor\_IdleConfig**

```
// Set the duration of the idle state of the sensor interface to 2 periods
// of the SENSOR_CLK
Sys_Sensor_IdleConfig(2);
```

**Parameters**

Direction	Name	Description
in	<i>idle_count</i>	Absolute Value of main counter to trigger the change of "Idle Time" state

**17.16.2.4 Sys\_Sensor\_TimerConfig**

```
void Sys_Sensor_TimerConfig(uint8_t cfg, uint8_t re_idle_connect)
```

## Montana Firmware Reference

Location: sensor.h:111

Configure sensor timer settings.

**Example Code for Sys\_Sensor\_TimerConfig**

```
// Set the duration of the idle state of the sensor interface to 2 periods
// of the SENSOR_CLK
Sys_Sensor_IdleConfig(2);
```

**Parameters**

Direction	Name	Description
in	<i>cfg</i>	timer configuration
in	<i>re_idle_connect</i>	RE pad connected during idle state switch

**17.16.2.5 Sys\_Sensor\_StorageConfig**

```
void Sys_Sensor_StorageConfig(uint32_t diff_mode, uint32_t sum_en, uint32_t nbr_
samples, uint32_t threshold, uint32_t store_en, uint32_t fifo_size)
```

Location: sensor.h:136

Configure data storage settings.

## Montana Firmware Reference

**Example Code for Sys\_Sensor\_StorageConfig**

```
// Configure the way sensor samples are acquired and stored:
// - Enabling storing of values that are a difference of a pair of samples
// - Enabling of summation of values
// - Use 255 samples when summing values and for the sensor wakeup threshold
// - Raw sensor data needs to be higher than 1024 in order to increment wakeup
//   counter
// - Enabling storing of values in a fifo, with a size of 8 samples (wakeup
//   after 8 samples)
Sys_Sensor_StorageConfig(SENSOR_DIFF_MODE_ENABLED, SENSOR_SUMMATION_ENABLED,
                          SENSOR_NBR_SAMPLES_255, 1024,
                          SENSOR_FIFO_STORE_ENABLED, SENSOR_FIFO_SIZE8);
```

**Parameters**

Direction	Name	Description
in	<i>diff_mode</i>	enable differential storage mode
in	<i>sum_en</i>	enable summation mode
in	<i>nbr_samples</i>	number of samples to store before wakeup in sensor detect mode or for impedance measurement
in	<i>threshold</i>	Sensor data level threshold for wakeup
in	<i>store_en</i>	Enable storing samples in FIFO
in	<i>fifo_size</i>	Number of samples to store in FIFO before wakeup of core.

**17.16.2.6 Sys\_Sensor\_DelayConfig**

```
void Sys_Sensor_DelayConfig(uint32_t clk_1l, uint32_t clk_2l, uint32_t clk_1h,
uint32_t clk_2h, uint32_t len_1l, uint32_t len_2l, uint32_t len_1h, uint32_t len_2h)
```

Location: sensor.h:177

Configure sensor delay clocks and length.

Use sub-register defines.

NOTE: Clocks can be 32kHz(0) or 1kHz(1-default)

clk\_1l clock for delay state "Delay 1 WE\_L" clk\_2l clock for delay state "Delay 2 WE\_L" clk\_1h clock for delay state "Delay 1 WE\_H" clk\_2h clock for delay state "Delay 2 WE\_H" len\_1l number of periods for delay state "Delay 1 WE\_L" len\_2l number of periods for delay state "Delay 2 WE\_L" len\_1h number of periods for delay state "Delay 1 WE\_H" len\_2h number of periods for delay state "Delay 2 WE\_H"

## Montana Firmware Reference

**Example Code for Sys\_Sensor\_DelayConfig**

```
// Configure the length of the various delay states. Select 1 kHz clock source
// for all delay states, and set each delay states to 255 periods of that clock.
Sys_Sensor_DelayConfig(DLY1_WE_L_DIV_ENABLED_SHORT, DLY2_WE_L_DIV_ENABLED_SHORT,
                        DLY1_WE_H_DIV_ENABLED_SHORT, DLY2_WE_H_DIV_ENABLED_SHORT,
                        DLY1_WE_L_255_SHORT, DLY2_WE_L_255_SHORT,
                        DLY1_WE_H_255_SHORT, DLY2_WE_H_255_SHORT);
```

NOTE: Clocks can be 32kHz(0) or 1kHz(1-default)

**Example Code for Sys\_Sensor\_DelayConfig**

```
// Configure the length of the various delay states. Select 1 kHz clock source
// for all delay states, and set each delay states to 255 periods of that clock.
Sys_Sensor_DelayConfig(DLY1_WE_L_DIV_ENABLED_SHORT, DLY2_WE_L_DIV_ENABLED_SHORT,
                        DLY1_WE_H_DIV_ENABLED_SHORT, DLY2_WE_H_DIV_ENABLED_SHORT,
                        DLY1_WE_L_255_SHORT, DLY2_WE_L_255_SHORT,
                        DLY1_WE_H_255_SHORT, DLY2_WE_H_255_SHORT);
```

**Parameters**

Direction	Name	Description
in	<i>clk_1l</i>	clock for delay state "Delay 1 WE_L"
in	<i>clk_2l</i>	clock for delay state "Delay 2 WE_L"
in	<i>clk_1h</i>	clock for delay state "Delay 1 WE_H"
in	<i>clk_2h</i>	clock for delay state "Delay 2 WE_H"
in	<i>len_1l</i>	number of periods for delay state "Delay 1 WE_L"
in	<i>len_2l</i>	number of periods for delay state "Delay 2 WE_L"
in	<i>len_1h</i>	number of periods for delay state "Delay 1 WE_H"
in	<i>len_2h</i>	number of periods for delay state "Delay 2 WE_H"

**17.16.2.7 Sys\_Sensor\_Enable**

```
void Sys_Sensor_Enable()
```

Location: sensor.h:198



Enable the sensor.

In secure mode, also enable power to the sensor.

**Example Code for Sys\_Sensor\_Enable**

```
// Enable the ULP power data acquisition (sensor) subsystem  
Sys\_Sensor\_Enable()
```

**Example Code for Sys\_Sensor\_Enable**

```
// Enable the ULP power data acquisition (sensor) subsystem  
Sys\_Sensor\_Enable()
```

**17.16.2.8 Sys\_Sensor\_Disable**

```
void Sys_Sensor_Disable()
```

Location: sensor.h:217

Disable the sensor.

In secure mode, also disable power to the sensor.

**Example Code for Sys\_Sensor\_Disable**

```
// Disable the ULP power data acquisition (sensor) subsystem  
Sys\_Sensor\_Disable()
```

**Example Code for Sys\_Sensor\_Disable**

```
// Disable the ULP power data acquisition (sensor) subsystem  
Sys\_Sensor\_Disable()
```

**17.16.2.9 Sys\_Sensor\_TimerReset**

```
void Sys_Sensor_TimerReset()
```

Location: sensor.h:237

The sensor timer counter, the sensor timer enable and the ADC counter are reset.

**Example Code for Sys\_Sensor\_TimerReset**

```
// Reset the sensor timer interface, including the timer counter, the enable  
// bit and the ADC counter.  
Sys\_Sensor\_TimerReset();
```

**17.16.2.10 Sys\_Sensor\_CurrentState**

```
uint8_t Sys_Sensor_CurrentState()
```

Location: sensor.h:249

Read the current delay state of the sensor interface.

Returns:

current state of the sensor interface.

**Example Code for Sys\_Sensor\_CurrentState**

```
// Returns the current state of the sensor interface  
state = Sys\_Sensor\_CurrentState();
```

**17.16.2.11 Sys\_Sensor\_CurrentCountValue**

```
uint32_t Sys_Sensor_CurrentCountValue()
```

## Montana Firmware Reference

Location: sensor.h:261

Read the current value of the sensor's main counter.

Returns:

current value of the main counter.

**Example Code for Sys\_Sensor\_CurrentCountValue**

```
// Returns the current value of the sensor's main counter.  
result = Sys_Sensor_CurrentCountValue();
```

**17.17 SPI**

Serial Peripheral Interface (SPI) hardware abstraction layer.

**17.17.1 Summary****Macros**

- [SPI\\_CONFIG\\_MASK](#) : Mask for the SPI\_CFG register.
- [SPI\\_PADS\\_NUM](#) : Number of pads used for the SPI interface, for a single instance.
- [SYS\\_SPI\\_CONFIG](#) : Configure the specified SPI interface's operation and controller information.
- [SYS\\_SPI\\_TRANSFERCONFIG](#) : Configure the SPI transfer information for the specified SPI instance.
- [SYS\\_SPI\\_READ](#) : Generate clock and CS to read data from SPI interface.
- [SYS\\_SPI\\_WRITE](#) : Generate clock and CS to write data to SPI interface.
- [SYS\\_SPI\\_GPIOCONFIG](#) : Configure four GPIOs for the SPI0 interface.
- [SYS\\_DSPI\\_GPIOCONFIG](#) : Configure four GPIOs for the SPI0 interface for DSPI.
- [SYS\\_QSPI\\_GPIOCONFIG](#) : Configure six GPIOs for the SPI0 interface for QSPI cfg GPIO pin configuration for the SPI pads clk GPIO to use as the QSPI clock pad cs GPIO to use as the QSPI chip select pad io0 GPIO to use as the QSPI io0 io1 GPIO to use as the QSPI io1 io2 GPIO to use as the QSPI io2 io3 GPIO to use as the QSPI io3.

**Functions**

## Montana Firmware Reference

- [Sys SPI Config](#) : Configure the specified SPI interface's operation and controller information.
- [Sys SPI TransferConfig](#) : Configure the SPI transfer information for the specified SPI instance.
- [Sys SPI Read](#) : Generate clock and CS to read data from SPI interface.
- [Sys SPI Write](#) : Generate clock and CS to write data to SPI interface.
- [Sys SPI GPIOConfig](#) : Configure four GPIOs for the specified SPI interface.
- [Sys DSPI GPIOConfig](#) : Configure four GPIOs for the specified SPI interface.
- [Sys QSPI GPIOConfig](#) : Configure six GPIOs for the specified SPI interface.

## 17.17.2 SPI Macro Definition Documentation

## 17.17.2.1 SPI\_CONFIG\_MASK

```
#define SPI_CONFIG_MASK ((1 << SPI_CFG_TX_DMA_ENABLE_Pos)      | \
    (1 << SPI_CFG_RX_DMA_ENABLE_Pos)                          | \
    (1 << SPI_CFG_TX_END_INT_ENABLE_Pos)                      | \
    (1 << SPI_CFG_TX_START_INT_ENABLE_Pos)                    | \
    (1 << SPI_CFG_RX_INT_ENABLE_Pos)                          | \
    (1 << SPI_CFG_CS_RISE_INT_ENABLE_Pos)                     | \
    (1 << SPI_CFG_OVERRUN_INT_ENABLE_Pos)                     | \
    (1 << SPI_CFG_UNDERRUN_INT_ENABLE_Pos)                    | \
    (1 << SPI_CFG_MODE_Pos)                                    | \
    SPI_CFG_MODE_Mask                                         | \
    (1 << SPI_CFG_WORD_SIZE_Pos)                              | \
    SPI_CFG_WORD_SIZE_Mask                                    | \
    (1 << SPI_CFG_PRESCALE_Pos)                                | \
    SPI_CFG_PRESCALE_Mask                                     | \
    (1 << SPI_CFG_CLK_POLARITY_Pos)                            | \
    (1 << SPI_CFG_SLAVE_Pos) )
```

Location: spi.h:61

Mask for the SPI\_CFG register.

## 17.17.2.2 SPI\_PADS\_NUM

```
#define SPI_PADS_NUM 6
```

Location: spi.h:81

Number of pads used for the SPI interface, for a single instance.

## 17.17.2.3 SYS\_SPI\_CONFIG

```
#define SYS_SPI_CONFIG Sys SPI Config(SPI, (config))
```

## Montana Firmware Reference

Location: spi.h:304

Configure the specified SPI interface's operation and controller information.

#### Example Code for SYS\_SPI\_CONFIG

```
// Configure the default SPI interface's operation and controller information:
// - Master mode
// - Use 8-bit words
// - Select interrupts enabled
// - Prescale the SPI interface clock by 32
SYS_SPI_CONFIG((SPI_MODE_QSPI | SPI_WORD_SIZE_8 | SPI_TX_START_INT_ENABLE |
                SPI_RX_INT_ENABLE | SPI_OVERRUN_INT_ENABLE |
                SPI_PRESCALE_32 | SPI_UNDERRUN_INT_ENABLE));
```

#### Parameters

Direction	Name	Description
in	<i>config</i>	Interface operation configuration; use SPI_SELECT_[MASTER   SLAVE], SPI_CLK_POLARITY_[NORMAL   INVERSE], SPI_PRESCALE_*, SPI_WORD_SIZE_*, SPI_MODE_[SPI   DSPI   QSPI] SPI_UNDERRUN_INT_[ENABLE   DISABLE], SPI_OVERRUN_INT_[ENABLE   DISABLE], SPI_CS_RISE_INT_[ENABLE   DISABLE], SPI_RX_INT_[ENABLE   DISABLE] SPI_TX_INT_[ENABLE   DISABLE] SPI_RX_DMA_[ENABLE   DISABLE] SPI_TX_DMA_[ENABLE   DISABLE]

#### 17.17.2.4 SYS\_SPI\_TRANSFERCONFIG

```
#define SYS_SPI_TRANSFERCONFIG Sys SPI TransferConfig(SPI, (config))
```

Location: spi.h:322

Configure the SPI transfer information for the specified SPI instance.

## Montana Firmware Reference

**Example Code for SYS\_SPI\_TRANSFERCONFIG**

```
// Enable and configure default SPI interface to read operation mode
SYS_SPI_TRANSFERCONFIG(SPI_ENABLE | SPI_MODE_READ);
```

**Parameters**

Direction	Name	Description
in	<i>config</i>	Interface transfer configuration; use SPI_ENABLE, SPI_DISABLE, SPI_RESET, SPI_START, SPI_MODE_READ_WRITE, SPI_MODE_READ, SPI_MODE_WRITE, SPI_MODE_NOP, SPI_CS_0, SPI_CS_1,

**17.17.2.5 SYS\_SPI\_READ**

```
#define SYS_SPI_READ Sys_SPI_Read(SPI)
```

Location: spi.h:332

Generate clock and CS to read data from SPI interface.

Returns:

Data read from the SPI interface

**Assumptions**

SPI is configured as master mode and transfer operation mode is SPI\_MODE\_READ\_WRITE(full duplex) or (SPI\_MODE\_READ) half duplex

**Example Code for SYS\_SPI\_READ**

```
// Generate clock and CS to read data from the default SPI interface
SYS_SPI_READ();
```

**17.17.2.6 SYS\_SPI\_WRITE**

```
#define SYS_SPI_WRITE Sys SPI Write(SPI, (data))
```

Location: spi.h:342

Generate clock and CS to write data to SPI interface.

**Assumptions**

SPI is configured as master mode and transfer operation mode is SPI\_MODE\_READ\_WRITE(full duplex) or (SPI\_MODE\_WRITE) half duplex

**Example Code for SYS\_SPI\_WRITE**

```
// Generate clock and CS to write data to the default SPI interface
SYS\_SPI\_WRITE(0xFF);
```

**Parameters**

Direction	Name	Description
in	<i>data</i>	Data to be sent over SPI

**17.17.2.7 SYS\_SPI\_GPIOCONFIG**

```
#define SYS_SPI_GPIOCONFIG Sys SPI GPIOConfig(SPI, (slave), (cfg), (clk), (cs), (seri),  
(sero))
```

Location: spi.h:355

Configure four GPIOs for the SPI0 interface.

## Montana Firmware Reference

**Example Code for SYS\_SPI\_GPIOCONFIG**

```
// Configure GPIOs 0, 1, 2, and 3 for the default SPI interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
SYS_SPI_GPIOCONFIG(GPIO0, (GPIO_LPF_DISABLE | GPIO_8X_DRIVE |
GPIO_1K_PULL_UP), GPIO0, GPIO1, GPIO2, GPIO3);
```

**Parameters**

Direction	Name	Description
in	<i>slave</i>	SPI master/slave configuration; use SPI*_SELECT_[MASTER   SLAVE]
in	<i>cfg</i>	GPIO pin configuration for the SPI pads
in	<i>clk</i>	GPIO to use as the SPI clock pad
in	<i>cs</i>	GPIO to use as the SPI chip select pad
in	<i>seri</i>	GPIO to use as the SPI serial input pad
in	<i>sero</i>	GPIO to use as the SPI serial output pad

**17.17.2.8 SYS\_DSPI\_GPIOCONFIG**

```
#define SYS_DSPI_GPIOCONFIG Sys_DSPI_GPIOConfig(SPI, (cfg), (clk), (cs), (io0), (io1))
```

Location: spi.h:367

Configure four GPIOs for the SPI0 interface for DSPI.

**Example Code for SYS\_DSPI\_GPIOCONFIG**

```
// Configure GPIOs 0, 1, 2, and 3 for the default DSPI interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
SYS_DSPI_GPIOCONFIG((GPIO_LPF_DISABLE | GPIO_8X_DRIVE |
GPIO_1K_PULL_UP), GPIO0, GPIO1, GPIO2, GPIO3);
```

**Parameters**



## Montana Firmware Reference

Direction	Name	Description
in	<i>cfg</i>	GPIO pin configuration for the SPI pads
in	<i>clk</i>	GPIO to use as the DSPI clock pad
in	<i>cs</i>	GPIO to use as the DSPI chip select pad
in	<i>io0</i>	GPIO to use as the DSPI io0
in	<i>io1</i>	GPIO to use as the DSPI io1

**17.17.2.9 SYS\_QSPI\_GPIOCONFIG**

```
#define SYS_QSPI_GPIOCONFIG Sys\_QSPI\_GPIOConfig(SPI, (cfg), (clk), (cs), (io0), (io1), \
                                     (io2), (io3))
```

Location: spi.h:381

Configure six GPIOs for the SPI0 interface for QSPI *cfg* GPIO pin configuration for the SPI pads *clk* GPIO to use as the QSPI clock pad *cs* GPIO to use as the QSPI chip select pad *io0* GPIO to use as the QSPI io0 *io1* GPIO to use as the QSPI io1 *io2* GPIO to use as the QSPI io2 *io3* GPIO to use as the QSPI io3.

**Example Code for SYS\_QSPI\_GPIOCONFIG**

```
// Configure GPIOs 0, 1, 2, 3, 4, and 5 for the default QSPI interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
SYS\_QSPI\_GPIOCONFIG((GPIO_LPF_DISABLE | GPIO_8X_DRIVE | GPIO_1K_PULL_UP),
                    GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5);
```

**17.17.3 SPI Function Documentation****17.17.3.1 Sys\_SPI\_Config**

```
void Sys_SPI_Config(SPI_Type * spi, uint32_t config)
```

Location: spi.h:102

Configure the specified SPI interface's operation and controller information.

## Montana Firmware Reference

**Example Code for Sys\_SPI\_Config**

```
// Configure the SPI interface's operation and controller information:
// - Master mode
// - Use 8-bit words
// - Select interrupts enabled
// - Prescale the SPI interface clock by 32
Sys_SPI_Config(SPI, SPI_SELECT_MASTER | SPI_WORD_SIZE_8 | SPI_TX_START_INT_ENABLE |
               SPI_RX_INT_ENABLE | SPI_OVERRUN_INT_ENABLE |
               SPI_PRESCALE_32 | SPI_UNDERRUN_INT_ENABLE);
```

**Parameters**

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>config</i>	Interface operation configuration; use SPI_SELECT_[MASTER   SLAVE], SPI_CLK_POLARITY_[NORMAL   INVERSE], SPI_PRESCALE_*, SPI_WORD_SIZE_*, SPI_MODE_[SPI   DSPI   QSPI] SPI_UNDERRUN_INT_[ENABLE   DISABLE], SPI_OVERRUN_INT_[ENABLE   DISABLE], SPI_CS_RISE_INT_[ENABLE   DISABLE], SPI_RX_INT_[ENABLE   DISABLE] SPI_TX_INT_[ENABLE   DISABLE] SPI_RX_DMA_[ENABLE   DISABLE] SPI_TX_DMA_[ENABLE   DISABLE]

**17.17.3.2 Sys\_SPI\_TransferConfig**

```
void Sys_SPI_TransferConfig(SPI_Type * spi, uint32_t config)
```

Location: spi.h:125

Configure the SPI transfer information for the specified SPI instance.

**Example Code for Sys\_SPI\_TransferConfig**

```
// Enable and configure the SPI interface to read operation mode
Sys_SPI_TransferConfig(SPI, SPI_ENABLE | SPI_MODE_READ);
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>config</i>	Interface transfer configuration; use SPI_ENABLE, SPI_DISABLE, SPI_RESET, SPI_START, SPI_MODE_READ_WRITE, SPI_MODE_READ, SPI_MODE_WRITE, SPI_MODE_NOP, SPI_CS_0, SPI_CS_1,

## 17.17.3.3 Sys\_SPI\_Read

```
uint32_t Sys_SPI_Read(const SPI_Type * spi)
```

Location: spi.h:140

Generate clock and CS to read data from SPI interface.

Returns:

data Data read from the SPI interface

## Assumptions

SPI is configured as master mode and transfer operation mode is SPI\_MODE\_READ\_WRITE(full duplex) or (SPI\_MODE\_READ) half duplex

## Example Code for Sys\_SPI\_Read

```
// Generate clock and CS to read data from SPI interface
Sys_SPI_Read(SPI);
```

## Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance

**17.17.3.4 Sys\_SPI\_Write**

```
void Sys_SPI_Write(SPI_Type * spi, uint32_t data)
```

Location: spi.h:155

Generate clock and CS to write data to SPI interface.

**Assumptions**

SPI is configured as master mode and transfer operation mode is SPI\_MODE\_READ\_WRITE(full duplex) or (SPI\_MODE\_WRITE) half duplex

**Example Code for Sys\_SPI\_Write**

```
// Generate clock and CS to write data to SPI interface
Sys_SPI_Write(SPI, 0xFF);
```

**Parameters**

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>data</i>	Data to be sent over SPI

**17.17.3.5 Sys\_SPI\_GPIOConfig**

```
void Sys_SPI_GPIOConfig(const SPI_Type * spi, uint32_t slave, uint32_t cfg,
uint32_t clk, uint32_t cs, uint32_t seri, uint32_t sero)
```

Location: spi.h:174

## Montana Firmware Reference

Configure four GPIOs for the specified SPI interface.

#### Example Code for Sys\_SPI\_GPIOConfig

```
// Configure GPIOs 0, 1, 2, and 3 for the SPI0 interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
Sys_SPI_GPIOConfig(SPI, GPIO0, (GPIO_LPF_DISABLE | GPIO_8X_DRIVE |
GPIO_1K_PULL_UP), GPIO0, GPIO1, GPIO2, GPIO3);
```

#### Parameters

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>slave</i>	SPI master/slave configuration; use SPI*_SELECT_[MASTER   SLAVE]
in	<i>cfg</i>	GPIO pin configuration for the SPI pads
in	<i>clk</i>	GPIO to use as the SPI clock pad
in	<i>cs</i>	GPIO to use as the SPI chip select pad
in	<i>seri</i>	GPIO to use as the SPI serial input pad
in	<i>sero</i>	GPIO to use as the SPI serial output pad

#### 17.17.3.6 Sys\_DSPI\_GPIOConfig

```
void Sys_DSPI_GPIOConfig(const SPI_Type * spi, uint32_t cfg, uint32_t clk,
uint32_t cs, uint32_t io0, uint32_t io1)
```

Location: spi.h:228

Configure four GPIOs for the specified SPI interface.

## Montana Firmware Reference

**Example Code for Sys\_DSPI\_GPIOConfig**

```
// Configure GPIOs 0, 1, 2, and 3 for the DSPI0 interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
Sys_DSPI_GPIOConfig(SPI, (GPIO_LPF_DISABLE | GPIO_8X_DRIVE |
GPIO_1K_PULL_UP), GPIO0, GPIO1, GPIO2, GPIO3);
```

**Parameters**

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>cfg</i>	GPIO pin configuration for the SPI pads
in	<i>clk</i>	GPIO to use as the DSPI clock pad
in	<i>cs</i>	GPIO to use as the DSPI chip select pad
in	<i>io0</i>	GPIO to use as the DSPI io0
in	<i>io1</i>	GPIO to use as the DSPI io1

**17.17.3.7 Sys\_QSPI\_GPIOConfig**

```
void Sys_QSPI_GPIOConfig(const SPI_Type * spi, uint32_t cfg, uint32_t clk,
uint32_t cs, uint32_t io0, uint32_t io1, uint32_t io2, uint32_t io3)
```

Location: spi.h:260

Configure six GPIOs for the specified SPI interface.

**Example Code for Sys\_QSPI\_GPIOConfig**

```
// Configure GPIOs 0, 1, 2, 3, 4, and 5 for the QSPI0 interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
Sys_QSPI_GPIOConfig(SPI, (GPIO_LPF_DISABLE | GPIO_8X_DRIVE | GPIO_1K_PULL_UP),
GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>spi</i>	Pointer to the SPI instance
in	<i>cfg</i>	GPIO pin configuration for the SPI pads
in	<i>clk</i>	GPIO to use as the QSPI clock pad
in	<i>cs</i>	GPIO to use as the QSPI chip select pad
in	<i>io0</i>	GPIO to use as the QSPI io0
in	<i>io1</i>	GPIO to use as the QSPI io1
in	<i>io2</i>	GPIO to use as the QSPI io2
in	<i>io3</i>	GPIO to use as the QSPI io3

**17.18 GENERAL-PURPOSE TIMER**

General-purpose timer hardware abstraction layer.

**17.18.1 Summary****Macros**

- [SYS\\_TIMER\\_CONFIG](#) : Configures the default timer instance.
- [SYS\\_TIMER\\_START](#) : Starts the default timer instance.
- [SYS\\_TIMER\\_STOP](#) : Stops the default timer instance.

**Functions**

- [Sys\\_Timer\\_Config](#) : Configure timer instance.
- [Sys\\_Timer\\_Start](#) : Start or restart timer instance.
- [Sys\\_Timer\\_Stop](#) : Stop the timer instance.

**17.18.2 General-Purpose Timer Macro Definition Documentation****17.18.2.1 SYS\_TIMER\_CONFIG**

```
#define SYS_TIMER_CONFIG Sys\_Timer\_Config(TIMER, (cfg0), \
                                     (cfg1), (timeout))
```

Location: timer.h:83

Configures the default timer instance.

#### 17.18.2.2 SYS\_TIMER\_START

```
#define SYS_TIMER_START Sys Timer Start(TIMER)
```

Location: timer.h:87

Starts the default timer instance.

#### 17.18.2.3 SYS\_TIMER\_STOP

```
#define SYS_TIMER_STOP Sys Timer Stop(TIMER)
```

Location: timer.h:90

Stops the default timer instance.

### 17.18.3 General-Purpose Timer Function Documentation

#### 17.18.3.1 Sys\_Timer\_Config

```
void Sys_Timer_Config(TIMER_Type * timer, uint32_t cfg0, uint32_t cfg1, uint32_t timeout)
```

Location: timer.h:51

Configure timer instance.



## Montana Firmware Reference

**Example Code for Sys\_Timer\_Config**

```
// Configure TIMER2 instance:
// - Divide the input clock frequency by 2
// - Stop on 2nd Time-out occurrence and issue an interrupt
// - Select the GPIO interrupt defined in GPIO_INT_CFG3
// - GPIO interrupt single capture mode
// - Free-run mode
// - Long timeout
Sys_Timer_Config(TIMER2, TIMER_PRESCALE_2,
                TIMER_MULTI_COUNT_2 |
                TIMER_SRC_GPIO_INT3 |
                TIMER_GPIO_INT_SINGLE |
                TIMER_FREE_RUN, 0xFFFF);
```

**Parameters**

Direction	Name	Description
in	<i>timer</i>	Pointer to the timer instance
in	<i>cfg0</i>	Timer configuration 0; use TIMER_PRESCALE_*,
in	<i>cfg1</i>	Timer configuration 1; use TIMER_MULTI_COUNT_* [TIMER_SHOT_MODE   TIMER_FREE_RUN]
in	<i>timeout</i>	number of timer clock cycles before a timeout would occur

**17.18.3.2 Sys\_Timer\_Start**

```
void Sys_Timer_Start(TIMER_Type * timer)
```

Location: timer.h:65

Start or restart timer instance.

**Example Code for Sys\_Timer\_Start**

```
// Start or restart TIMER instance
Sys_Timer_Start(TIMER);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>timer</i>	Pointer to the timer instance

**17.18.3.3 Sys\_Timer\_Stop**

```
void Sys_Timer_Stop(TIMER_Type * timer)
```

Location: timer.h:76

Stop the timer instance.

**Example Code for Sys\_Timer\_Stop**

```
// Stop the TIMER3 instance
Sys\_Timer\_Stop(TIMER3);
```

**Parameters**

Direction	Name	Description
in	<i>timer</i>	Pointer to the timer instance

**17.19 TIME OF FLIGHT**

Time of Flight (TOF) hardware abstraction layer.

**17.19.1 Summary****Functions**

- [Sys\\_TOF\\_Config](#) : Configure TOF module.
- [Sys\\_TOF\\_Start](#) : Start the time of flight module.
- [Sys\\_TOF\\_Stop](#) : Stop the time of flight module.

**17.19.2 Time of Flight Function Documentation**

## Montana Firmware Reference

## 17.19.2.1 Sys\_TOF\_Config

```
void Sys_TOF_Config(uint32_t cfg)
```

Location: tof.h:53

Configure TOF module.

## Example Code for Sys\_TOF\_Config

```
// Configure the time-of-flight module:
// - Enable the error, overrun and average data complete interrupts
// - Average data interrupt is triggered after 16 samples
Sys_TOF_Config(TOF_ERROR_INT_ENABLE |
               TOF_OVERRUN_INT_ENABLE |
               TOF_AVG_DATA_INT_ENABLE |
               TOF_DATA_INT_ENABLE |
               TOF_AVG_DATA_16);
```

## Parameters

Direction	Name	Description
in	<i>cfg</i>	Time of flight configuration; use [TOF_ERROR_INT_ENABLE   TOF_ERROR_INT_DISABLE], [TOF_OVERRUN_INT_ENABLE   TOF_OVERRUN_INT_DISABLE], [TOF_AVG_DATA_INT_ENABLE   TOF_AVG_DATA_INT_DISABLE], [TOF_DATA_INT_ENABLE   TOF_DATA_INT_DISABLE], [TOF_AVG_DATA_DMA_ENABLE   TOF_AVG_DATA_DMA_DISABLE], [TOF_DATA_DMA_ENABLE   TOF_DATA_DMA_DISABLE], TOF_AVG_DATA_*, TOF_STOP_SRC_*, TOF_START_SRC_*, TOF_CLK_PRESCALE_*

## 17.19.2.2 Sys\_TOF\_Start

```
void Sys_TOF_Start()
```

Location: tof.h:63

Start the time of flight module.

**Example Code for Sys\_TOF\_Start**

```
// Start the time-of-flight counter.  
Sys\_TOF\_Start\(\);
```

**17.19.2.3 Sys\_TOF\_Stop**

```
void Sys_TOF_Stop()
```

Location: tof.h:73

Stop the time of flight module.

**Example Code for Sys\_TOF\_Stop**

```
// Stop the time-of-flight counter.  
Sys\_TOF\_Stop\(\);
```

**17.20 TRIMMING SUPPORT**

Power, clock, and sensor component trimming hardware abstraction layer.

**17.20.1 Summary****Variables**

- [trim\\_args1](#) : Trim targets for items needing one trim.
- [trim\\_args2](#) : Trim targets for items needing two trims.

**Enumerations**

- [TrimTarget t](#) : Default trim targets present in NVR7.
- [TrimName t](#) : Voltage rail and oscillator names.

## Montana Firmware Reference

## Macros

- [NULL\\_POINTER](#) : NULL pointer.
- [MIN\\_32\\_BIT](#) : Minimum 32-bit value.
- [MAX\\_32\\_BIT](#) : Maximum 32-bit value.
- [MIN\\_18\\_BIT](#) : Minimum 18-bit value.
- [MAX\\_18\\_BIT](#) : Maximum 18-bit value.
- [MIN\\_16\\_BIT](#) : Minimum 16-bit value.
- [MAX\\_16\\_BIT](#) : Maximum 16-bit value.
- [MIN\\_8\\_BIT](#) : Minimum 8-bit value.
- [MAX\\_8\\_BIT](#) : Maximum 8-bit value.
- [MAX\\_4\\_BIT](#) : Maximum 4-bit value.
- [ERROR\\_NO\\_ERROR](#)
- [ERROR\\_NULL](#) : Null pointer error.
- [ERROR\\_NO\\_TRIM\\_FOUND](#) : Target trim value not found.
- [ERROR\\_INVALID\\_TRIM](#) : Trims in region specified are not valid.
- [ERROR\\_INVALID\\_CRC](#) : Trim region CRC has failed.
- [ERROR\\_BG\\_INVALID](#) : Bandgap target value is invalid.
- [ERROR\\_BG\\_V\\_INVALID](#) : Bandgap voltage trim is invalid.
- [ERROR\\_BG\\_I\\_INVALID](#) : Bandgap current trim is invalid.
- [ERROR\\_DCDC\\_INVALID](#) : DCDC trim is invalid.
- [ERROR\\_VDDC\\_INVALID](#) : VDDC trim is invalid.
- [ERROR\\_VDDC\\_STBY\\_INVALID](#) : VDDC standby trim is invalid.
- [ERROR\\_VDDM\\_INVALID](#) : VDDM trim is invalid.
- [ERROR\\_VDDM\\_STBY\\_INVALID](#) : VDDM standby trim is invalid.
- [ERROR\\_VDDRF\\_INVALID](#) : VDDRF trim is invalid.
- [ERROR\\_VDDPA\\_INVALID](#) : VDDPA trim is invalid.
- [ERROR\\_VDDPA\\_MIN\\_INVALID](#) : VDDPA minimum trim is invalid.
- [ERROR\\_VDDIF\\_INVALID](#) : VDDIF trim is invalid.
- [ERROR\\_VDDFLASH\\_INVALID](#) : VDDFLASH trim is invalid.
- [ERROR\\_RCOSC\\_INVALID](#) : RC start oscillator trim is invalid.
- [ERROR\\_RCOSC32\\_INVALID](#) : RC standby oscillator trim is invalid.
- [ERROR\\_LSAD\\_INVALID](#) : LSAD gain or offset is invalid.
- [ERROR\\_TEMPERATURE\\_INVALID](#) : Temperature sensor gain or offset is invalid.
- [ERROR\\_THERMISTOR\\_INVALID](#) : Thermistor gain or offset is invalid.
- [ERROR\\_MEASURED\\_INVALID](#) : Measured reference temperature is invalid.
- [ERROR\\_TRIM\\_CUSTOM\\_SIGNATURE\\_INVALID](#) : Custom signature check is invalid.
- [ERROR\\_TRIM\\_CUSTOM\\_ICH\\_INVALID](#) : Custom ICH trim value is invalid.
- [ERROR\\_TRIM\\_CUSTOM\\_XTAL\\_INVALID](#) : Custom Xtal trim value is invalid.
- [TR\\_REG\\_TRIM\\_MASK](#) : Temperature record 18-bit trim value mask.
- [TRIM\\_8\\_BIT\\_TRIM\\_MASK](#) : 8-bit trim value mask
- [TRIM\\_16\\_BIT\\_TRIM\\_MASK](#) : 16-bit trim value mask
- [LSAD\\_HF](#) : LSAD high frequency compensation values.
- [LSAD\\_LF](#) : LSAD low frequency compensation values.
- [LSAD\\_OFFSET](#) : LSAD offset compensation address offset.
- [LSAD\\_OFFSET\\_MASK](#) : LSAD offset compensation mask.
- [LSAD\\_GAIN](#) : LSAD gain compensation address offset.
- [LSAD\\_GAIN\\_MASK](#) : LSAD gain compensation mask.

## Montana Firmware Reference

- [TRIM](#) : Default trim instance, pointing to NVR7.
- [TRIM SUPPLEMENTAL](#) : Supplemental trim instance, pointing to NVR4.
- [TRIM CUSTOM SIP1 SIGNATURE](#) : SiP Signature for NVR6 custom trim calibration.
- [TRIM CUSTOM CUST SIGNATURE](#) : Custom Signature for NVR6 custom trim calibration.
- [SYS TRIM LOAD DEFAULT](#) : Load default trim values from NVR7.
- [SYS TRIM LOAD SUPPLEMENTAL](#) : Load supplemental trim values from NVR4.
- [SYS TRIM LOAD CUSTOM](#) : Load custom trim values from NVR6.

### Functions

- [Sys Trim LoadTrims](#) : Load trim values from the specified memory location.
- [Sys Trim LoadSingleTrim](#) : Load a trim value for a specific voltage regulator or oscillator.
- [Sys Trim VerifyTrims](#) : Verify if the trims memory is populated correctly.
- [Sys Trim CheckCRC](#) : Check if the CRC for the indicated region is valid.
- [Sys Trim GetTrim](#) : Get the trim value requested, check if it is valid.
- [Sys Trim LoadBandgap](#) : Load target trim value, if present.
- [Sys Trim LoadDCDC](#) : Load target trim value for current mode (LDO or BUCK).
- [Sys Trim LoadVDDC](#) : Load target trim value, if present.
- [Sys Trim LoadVDDM](#) : Load target trim value, if present.
- [Sys Trim LoadVDDPA](#) : Load target trim value, if present.
- [Sys Trim LoadVDDRF](#) : Load target trim value, if present.
- [Sys Trim LoadCustom](#) : Load custom trim values from NVR6.
- [Sys Trim LoadVDDFLASH](#) : Load target trim value, if present.
- [Sys Trim LoadRCOSC](#) : Load target trim value, if present.
- [Sys Trim LoadRCOSC32](#) : Load target trim value, if present.
- [Sys Trim LoadThermistor](#) : Load target trim value, if present.
- [Sys Trim GetLSADTrim](#) : Load LSAD gain and offset value from specified address. Verifies valid values first.
- [Sys Trim LoadVDDIF](#) : Load target trim value, if present.

### 17.20.2 Detailed Description

Trim Hardware Abstraction Layer.

### 17.20.3 Trimming Support Variable Documentation

#### 17.20.3.1 trim\_args1

```
uint32_t trim_args1[TRIM_NUM_FUNCTIONS_1_ARG]
```

Location: trim.h:271

Trim targets for items needing one trim.

### 17.20.3.2 trim\_args2

```
uint32_t trim_args2[TRIM_NUM_FUNCTIONS_2_ARGS][2]
```

Location: trim.h:272

Trim targets for items needing two trims.

## 17.20.4 Trimming Support Enumeration Type Documentation

### 17.20.4.1 TrimTarget\_t

Location: trim.h:169

Default trim targets present in NVR7.

#### Members

- TARGET\_BANDGAP\_V = 75

750mV

- TARGET\_BANDGAP\_I = 100

1000nA

- TARGET\_DCDC\_1200 = 120

1.2V

- TARGET\_DCDC\_1120 = 112

1.12V

- TARGET\_DCDC\_1350 = 135

1.35V

- TARGET\_DCDC\_1100 = 110

1.10V

- TARGET\_VDDC\_1150 = 115

1.15V

- TARGET\_VDDC\_1000 = 100

1.00V

- TARGET\_VDDC\_1080 = 108

1.08V

- TARGET\_VDDC\_920 = 92

0.92V

- TARGET\_VDDC\_1050 = 105

1.05V

- TARGET\_VDDC\_STANDBY = 80

0.80V

- TARGET\_VDDM\_1150 = 115

1.15V



## Montana Firmware Reference

- `TARGET_VDDM_1080 = 108`

1.08V

- `TARGET_VDDM_1100 = 110`

1.05V

- `TARGET_VDDM_STANDBY = 80`

0.80V

- `TARGET_VDDRF_1100 = 110`

1.10V

- `TARGET_VDDRF_1070 = 107`

1.07V

- `TARGET_VDDRF_1200 = 120`

1.20V

- `TARGET_VDDPA_1300 = 130`

1.30V

- `TARGET_VDDPA_1260 = 126`

1.26V

- `TARGET_VDDPA_1600 = 160`

1.60V

## Montana Firmware Reference

- `TARGET_VDDPA_MIN_1100 = 110`

1.10V

- `TARGET_VDDIF_1800 = 180`

1.80V

- `TARGET_FLASH_1600 = 160`

1.60V

- `TARGET_RC3 = 3000`

3MHz

- `TARGET_RC12 = 12000`

12MHz

- `TARGET_RC24 = 24000`

24MHz

- `TARGET_RC48 = 48000`

48MHz

- `TARGET_RC32K = 32768`

32kHz

- `TARGET_THERMISTOR_10 = 10`

10uA

- TARGET\_THERMISTOR\_5 = 5

5.0uA

#### 17.20.4.2 TrimName\_t

Location: trim.h:208

Voltage rail and oscillator names.

#### Members

- TRIM\_BANDGAP
- TRIM\_DCDC

Select loading bandgap trim values.

- TRIM\_VDDC

Select loading DCDC trim values.

- TRIM\_VDDM

Select loading VDDC trim values.

- TRIM\_VDDRF

Select loading VDDM trim values.

- TRIM\_VDDPA

Select loading VDDRF trim values.

## Montana Firmware Reference

- TRIM\_VDDIF

Select loading VDDPA trim values.

- TRIM\_FLASH

Select loading VDDIF trim values.

- TRIM\_RCOSC

Select loading VDDFLASH trim values.

- TRIM\_RCOSC32

Select loading RC oscillator trim values.

## 17.20.5 Trimming Support Macro Definition Documentation

### 17.20.5.1 NULL\_POINTER

```
#define NULL_POINTER 0
```

Location: trim.h:54

NULL pointer.

### 17.20.5.2 MIN\_32\_BIT

```
#define MIN_32_BIT 0x00000000UL
```

Location: trim.h:58

Minimum 32-bit value.

**17.20.5.3 MAX\_32\_BIT**

```
#define MAX_32_BIT 0xFFFFFFFFFUL
```

Location: trim.h:61

Maximum 32-bit value.

**17.20.5.4 MIN\_18\_BIT**

```
#define MIN_18_BIT 0x000000U
```

Location: trim.h:64

Minimum 18-bit value.

**17.20.5.5 MAX\_18\_BIT**

```
#define MAX_18_BIT 0x3FFFFU
```

Location: trim.h:67

Maximum 18-bit value.

**17.20.5.6 MIN\_16\_BIT**

```
#define MIN_16_BIT 0x00000U
```

Location: trim.h:70

Minimum 16-bit value.

**17.20.5.7 MAX\_16\_BIT**

```
#define MAX_16_BIT 0xFFFFU
```

Location: trim.h:73

Maximum 16-bit value.

**17.20.5.8 MIN\_8\_BIT**

```
#define MIN_8_BIT 0x00U
```

Location: trim.h:76

Minimum 8-bit value.

**17.20.5.9 MAX\_8\_BIT**

```
#define MAX_8_BIT 0xFFU
```

Location: trim.h:79

Maximum 8-bit value.

**17.20.5.10 MAX\_4\_BIT**

```
#define MAX_4_BIT 0xFU
```

Location: trim.h:82

Maximum 4-bit value.

**17.20.5.11 ERROR\_NO\_ERROR**

```
#define ERROR_NO_ERROR 0
```

Location: trim.h:86

**errors****17.20.5.12 ERROR\_NULL**

```
#define ERROR_NULL (1 << 1)
```

Location: trim.h:89

Null pointer error.

**17.20.5.13 ERROR\_NO\_TRIM\_FOUND**

```
#define ERROR_NO_TRIM_FOUND (1 << 3)
```

Location: trim.h:92

Target trim value not found.

**17.20.5.14 ERROR\_INVALID\_TRIM**

```
#define ERROR_INVALID_TRIM (1 << 4)
```

Location: trim.h:95

Trims in region specified are not valid.

**17.20.5.15 ERROR\_INVALID\_CRC**

```
#define ERROR_INVALID_CRC (1 << 5)
```

Location: trim.h:98

Trim region CRC has failed.

**17.20.5.16 ERROR\_BG\_INVALID**

```
#define ERROR_BG_INVALID (1 << 6)
```

Location: trim.h:101

Bandgap target value is invalid.

**17.20.5.17 ERROR\_BG\_V\_INVALID**

```
#define ERROR_BG_V_INVALID (1 << 7)
```

Location: trim.h:104

Bandgap voltage trim is invalid.

#### 17.20.5.18 ERROR\_BG\_I\_INVALID

```
#define ERROR_BG_I_INVALID (1 << 8)
```

Location: trim.h:107

Bandgap current trim is invalid.

#### 17.20.5.19 ERROR\_DCDC\_INVALID

```
#define ERROR_DCDC_INVALID (1 << 9)
```

Location: trim.h:110

DCDC trim is invalid.

#### 17.20.5.20 ERROR\_VDDC\_INVALID

```
#define ERROR_VDDC_INVALID (1 << 10)
```

Location: trim.h:113

VDDC trim is invalid.

#### 17.20.5.21 ERROR\_VDDC\_STBY\_INVALID

```
#define ERROR_VDDC_STBY_INVALID (1 << 11)
```

Location: trim.h:116

VDCC standby trim is invalid.

#### 17.20.5.22 ERROR\_VDDM\_INVALID

```
#define ERROR_VDDM_INVALID (1 << 12)
```



Location: trim.h:119

VDDM trim is invalid.

#### 17.20.5.23 ERROR\_VDDM\_STBY\_INVALID

```
#define ERROR_VDDM_STBY_INVALID (1 << 13)
```

Location: trim.h:122

VDCM standby trim is invalid.

#### 17.20.5.24 ERROR\_VDDRF\_INVALID

```
#define ERROR_VDDRF_INVALID (1 << 14)
```

Location: trim.h:125

VDDRF trim is invalid.

#### 17.20.5.25 ERROR\_VDDPA\_INVALID

```
#define ERROR_VDDPA_INVALID (1 << 15)
```

Location: trim.h:128

VDDPA trim is invalid.

#### 17.20.5.26 ERROR\_VDDPA\_MIN\_INVALID

```
#define ERROR_VDDPA_MIN_INVALID (1 << 16)
```

Location: trim.h:131

VDDPA minimum trim is invalid.

#### 17.20.5.27 ERROR\_VDDIF\_INVALID

```
#define ERROR_VDDIF_INVALID (1 << 17)
```

Location: trim.h:134

VDDIF trim is invalid.

#### **17.20.5.28 ERROR\_VDDFLASH\_INVALID**

```
#define ERROR_VDDFLASH_INVALID (1 << 18)
```

Location: trim.h:137

VDDFLASH trim is invalid.

#### **17.20.5.29 ERROR\_RCOSC\_INVALID**

```
#define ERROR_RCOSC_INVALID (1 << 19)
```

Location: trim.h:140

RC start oscillator trim is invalid.

#### **17.20.5.30 ERROR\_RCOSC32\_INVALID**

```
#define ERROR_RCOSC32_INVALID (1 << 20)
```

Location: trim.h:143

RC standby oscillator trim is invalid.

#### **17.20.5.31 ERROR\_LSAD\_INVALID**

```
#define ERROR_LSAD_INVALID (1 << 21)
```

Location: trim.h:146

LSAD gain or offset is invalid.

**17.20.5.32 ERROR\_TEMPERATURE\_INVALID**

```
#define ERROR_TEMPERATURE_INVALID (1 << 22)
```

Location: trim.h:149

Temperature sensor gain or offset is invalid.

**17.20.5.33 ERROR\_THERMISTOR\_INVALID**

```
#define ERROR_THERMISTOR_INVALID (1 << 23)
```

Location: trim.h:152

Thermistor gain or offset is invalid.

**17.20.5.34 ERROR\_MEASURED\_INVALID**

```
#define ERROR_MEASURED_INVALID (1 << 25)
```

Location: trim.h:155

Measured reference temperature is invalid.

**17.20.5.35 ERROR\_TRIM\_CUSTOM\_SIGNATURE\_INVALID**

```
#define ERROR_TRIM_CUSTOM_SIGNATURE_INVALID (1 << 26)
```

Location: trim.h:158

Custom signature check is invalid.

**17.20.5.36 ERROR\_TRIM\_CUSTOM\_ICH\_INVALID**

```
#define ERROR_TRIM_CUSTOM_ICH_INVALID (1 << 27)
```

Location: trim.h:161

Custom ICH trim value is invalid.

**17.20.5.37 ERROR\_TRIM\_CUSTOM\_XTAL\_INVALID**

```
#define ERROR_TRIM_CUSTOM_XTAL_INVALID (1 << 28)
```

Location: trim.h:164

Custom Xtal trim value is invalid.

**17.20.5.38 TR\_REG\_TRIM\_MASK**

```
#define TR_REG_TRIM_MASK 0x3FU
```

Location: trim.h:224

Temperature record 18-bit trim value mask.

**17.20.5.39 TRIM\_8\_BIT\_TRIM\_MASK**

```
#define TRIM_8_BIT_TRIM_MASK 0xFFU
```

Location: trim.h:227

8-bit trim value mask

**17.20.5.40 TRIM\_16\_BIT\_TRIM\_MASK**

```
#define TRIM_16_BIT_TRIM_MASK 0xFFFFU
```

Location: trim.h:230

16-bit trim value mask

**17.20.5.41 LSAD\_HF**

```
#define LSAD_HF 0
```

Location: trim.h:234

LSAD high frequency compensation values.

#### 17.20.5.42 LSAD\_LF

```
#define LSAD_LF 1
```

Location: trim.h:237

LSAD low frequency compensation values.

#### 17.20.5.43 LSAD\_OFFSET

```
#define LSAD_OFFSET 0x00U
```

Location: trim.h:240

LSAD offset compensation address offset.

#### 17.20.5.44 LSAD\_OFFSET\_MASK

```
#define LSAD_OFFSET_MASK 0xFFU
```

Location: trim.h:243

LSAD offset compensation mask.

#### 17.20.5.45 LSAD\_GAIN

```
#define LSAD_GAIN 0x04U
```

Location: trim.h:246

LSAD gain compensation address offset.

#### 17.20.5.46 LSAD\_GAIN\_MASK

```
#define LSAD_GAIN_MASK 0x3FFU
```

Location: trim.h:249

LSAD gain compensation mask.

#### 17.20.5.47 TRIM

```
#define TRIM (TRIM_Type *)TRIM_BASE_DEFAULT
```

Location: trim.h:259

Default trim instance, pointing to NVR7.

#### 17.20.5.48 TRIM\_SUPPLEMENTAL

```
#define TRIM_SUPPLEMENTAL (TRIM_Type *)FLASH0_NVR4_BASE
```

Location: trim.h:262

Supplemental trim instance, pointing to NVR4.

#### 17.20.5.49 TRIM\_CUSTOM\_SIP1\_SIGNATURE

```
#define TRIM_CUSTOM_SIP1_SIGNATURE 0x53495031
```

Location: trim.h:265

SiP Signature for NVR6 custom trim calibration.

#### 17.20.5.50 TRIM\_CUSTOM\_CUST\_SIGNATURE

```
#define TRIM_CUSTOM_CUST_SIGNATURE 0x43555354
```

Location: trim.h:268

Custom Signature for NVR6 custom trim calibration.

#### 17.20.5.51 SYS\_TRIM\_LOAD\_DEFAULT

```
#define SYS_TRIM_LOAD_DEFAULT Sys Trim LoadTrims(TRIM, trim args1, trim args2)
```

## Montana Firmware Reference

Location: trim.h:511

Load default trim values from NVR7.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for SYS\_TRIM\_LOAD\_DEFAULT**

```
// Load all valid default trim values from NVR7 for  
// power rails and oscillators  
result = SYS\_TRIM\_LOAD\_DEFAULT();
```

**17.20.5.52 SYS\_TRIM\_LOAD\_SUPPLEMENTAL**

```
#define SYS_TRIM_LOAD_SUPPLEMENTAL Sys Trim LoadTrims(TRIM\_SUPPLEMENTAL, x, y)
```

Location: trim.h:527

Load supplemental trim values from NVR4.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

NOTE: For detail on input parameters, see trim\_args1 & 2 in trim.c

**Example Code for SYS\_TRIM\_LOAD\_SUPPLEMENTAL**

```
// Load the requested supplemental trim values  
result = SYS\_TRIM\_LOAD\_DEFAULT();
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	x	uint32_t[6] containing targets in this order: DCDC, VDDRF, VDDIF, VDDFLASH, RC 3MHz, RC 32kHz
in	y	uint32_t[4][2] containing targets in this order: Bandgap voltage   Bandgap current VDDC voltage   VDDC standby voltage VDDM voltage   VDDM standby voltage VDDPA voltage   VDDPA minimum voltage

## 17.20.5.53 SYS\_TRIM\_LOAD\_CUSTOM

```
#define SYS_TRIM_LOAD_CUSTOM Sys Trim LoadCustom\(\)
```

Location: trim.h:535

Load custom trim values from NVR6.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for SYS\_TRIM\_LOAD\_CUSTOM**

```
// Load all valid custom trim values from NVR6
result = SYS\_TRIM\_LOAD\_CUSTOM\(\)
```

## 17.20.6 Trimming Support Function Documentation

## 17.20.6.1 Sys\_Trim\_LoadTrims

```
uint32_t Sys_Trim_LoadTrims(TRIM_Type * trim_region, uint32_t targets_1, uint32_t targets_2)
```



## Montana Firmware Reference

Location: trim.h:292

Load trim values from the specified memory location.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

NOTE: Does not work with LSAD gain/offset. Use [lsadload Sys Trim GetLSADTrim\(\)](#) instead.

NOTE: For detail on input parameters, see trim\_args1 & 2 in trim.c

#### Example Code for Sys\_Trim\_LoadTrims

```
// Load all valid default trim values from MNVR7 for
// power rails and oscillators
result = Sys Trim LoadTrims(trim_region);
```

#### Parameters

Direction	Name	Description
in	<i>trim_region</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>targets_1</i>	uint32_t[6] containing targets in this order: DCDC, VDDRF, VDDIF, VDDFLASH, RC 3MHz, RC 32kHz
in	<i>targets_2</i>	uint32_t[4][2] containing targets in this order: Bandgap voltage   Bandgap current VDDC voltage   VDDC standby voltage VDDM voltage   VDDM standby voltage VDDPA voltage   VDDPA minimum voltage

#### 17.20.6.2 Sys\_Trim\_LoadSingleTrim

```
uint32_t Sys_Trim_LoadSingleTrim(uint32_t target_name, uint32_t target_value1,
uint32_t target_value2)
```

## Montana Firmware Reference

Location: trim.h:310

Load a trim value for a specific voltage regulator or oscillator.

This function attempts to load calibration values from customer trim settings in NVR4, then load manufacturing calibration values from NVR7 if customer calibration values are not found. *target\_name* Voltage regulator or oscillator to load trim values for. *target\_value1* Main trim target value *target\_value2* Secondary trim target value used on some regulators.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

NOTE: Does not work with LSAD gain/offset. Use [lsadload Sys Trim GetLSADTrim\(\)](#) instead.

#### Example Code for Sys\_Trim\_LoadSingleTrim

```
// Load all valid default trim values from MNVR7 for
// power rails and oscillators
result = Sys Trim LoadTrims(trim_region);
```

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

NOTE: Does not work with LSAD gain/offset. Use [lsadload Sys Trim GetLSADTrim\(\)](#) instead.

#### Example Code for Sys\_Trim\_LoadSingleTrim

```
// Load all valid default trim values from MNVR7 for
// power rails and oscillators
result = Sys Trim LoadTrims(trim_region);
```

#### Parameters

Direction	Name	Description
in	<i>target_name</i>	Voltage regulator or oscillator to load trim values for.
in	<i>target_value1</i>	Main trim target value
in	<i>target_value2</i>	Secondary trim target value used on some regulators.

## Montana Firmware Reference

**17.20.6.3 Sys\_Trim\_VerifyTrims**

```
uint32_t Sys_Trim_VerifyTrims(TRIM_Type * trim_region)
```

Location: trim.h:322

Verify if the trims memory is populated correctly.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_VerifyTrims**

```
// Verify that the input region contains validly programmed values.  
result = Sys\_Trim\_VerifyTrims(trim_region);
```

**Parameters**

Direction	Name	Description
in	<i>trim_region</i>	Pointer to section of memory containing trim values, typically base of NVR7.

**17.20.6.4 Sys\_Trim\_CheckCRC**

```
uint32_t Sys_Trim_CheckCRC(TRIM_Type * trim_region)
```

Location: trim.h:332

Check if the CRC for the indicated region is valid.

Returns:

## Montana Firmware Reference

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_CheckCRC**

```
// Performs a CRC on the data in the region storing the trim settings.
result = Sys\_Trim\_CheckCRC(trim_region);
```

**Parameters**

Direction	Name	Description
in	<i>trim_region</i>	Pointer to section of memory containing trim values, typically base of NVR7.

**17.20.6.5 Sys\_Trim\_GetTrim**

```
uint32_t Sys_Trim_GetTrim(uint32_t * addr, uint16_t trim_target, uint32_t
record_length, uint16_t * trim_val)
```

Location: trim.h:344

Get the trim value requested, check if it is valid.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_GetTrim**

```
// Retrieves a trim setting from the indicated region, if that target exists.
result = Sys\_Trim\_GetTrim(trim_region, TARGET\_RC12, 4, &trim_voltage);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>addr</i>	Pointer to address of base of trim record.
in	<i>trim_target</i>	Target voltage/current/clock
in	<i>record_length</i>	Number of records for that trim value.
out	<i>trim_val</i>	Pointer to return retrieved trim value.

**17.20.6.6 Sys\_Trim\_LoadBandgap**

```
uint32_t Sys_Trim_LoadBandgap(TRIM_Type * trim_values, uint32_t target_v,
uint32_t target_i)
```

Location: trim.h:359

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadBandgap**

```
// Loads the bandgap trim settings from NVR7.
result = Sys_Trim_LoadBandgap(trim_region, TARGET_BANDGAP_V, TARGET_BANDGAP_I);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target_v</i>	The target voltage trim setting.
in	<i>target_i</i>	The target current trim setting.

## Montana Firmware Reference

**17.20.6.7 Sys\_Trim\_LoadDCDC**

```
uint32_t Sys_Trim_LoadDCDC(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:372

Load target trim value for current mode (LDO or BUCK).

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadDCDC**

```
// Loads the DC-DC converter trim settings from NVR7 for 1.2 V.  
result = Sys_Trim_LoadDCDC(trim_region, TARGET_DCDC_1200);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.

**17.20.6.8 Sys\_Trim\_LoadVDDC**

```
uint32_t Sys_Trim_LoadVDDC(TRIM_Type * trim_values, uint32_t target, uint32_t  
target_standby)
```

Location: trim.h:384

Load target trim value, if present.

Returns:

## Montana Firmware Reference

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadVDDC**

```
// Loads the VDDC regulator trim settings from NVR7 for 1.15 V.
result = Sys_Trim_LoadVDDC(trim_region, TARGET_VDDC_1150, TARGET_VDDC_STANDBY);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.
in	<i>target_standby</i>	The target standby voltage trim setting.

**17.20.6.9 Sys\_Trim\_LoadVDDM**

```
uint32_t Sys_Trim_LoadVDDM(TRIM_Type * trim_values, uint32_t target, uint32_t
target_standby)
```

Location: trim.h:397

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadVDDM**

```
// Loads the VDDM regulator trim settings from NVR7 for 1.15 V.
result = Sys_Trim_LoadVDDM(trim_region, TARGET_VDDM_1150, TARGET_VDDM_STANDBY);
```

## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.
in	<i>target_standby</i>	The target standby voltage trim setting.

## 17.20.6.10 Sys\_Trim\_LoadVDDPA

```
uint32_t Sys_Trim_LoadVDDPA(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:409

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

## Example Code for Sys\_Trim\_LoadVDDPA

```
// Loads the VDDPA regulator trim settings from NVR7 for 1.6 V.
result = Sys_Trim_LoadVDDPA(trim_region, TARGET_VDDPA_1600, TARGET_VDDPA_MIN_1100);
```

## Parameters

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.



## Montana Firmware Reference

**17.20.6.11 Sys\_Trim\_LoadVDDRF**

```
uint32_t Sys_Trim_LoadVDDRF(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:420

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadVDDRF**

```
// Loads the VDDRF regulator trim settings from NVR7 for 1.1 V.  
result = Sys\_Trim\_LoadVDDRF(trim_region, TARGET\_VDDRF\_1100);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.

**17.20.6.12 Sys\_Trim\_LoadCustom**

```
uint32_t Sys_Trim_LoadCustom()
```

Location: trim.h:428

Load custom trim values from NVR6.

Returns:

## Montana Firmware Reference

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadCustom**

```
// Load all valid custom trim values from NVR6
result = SYS\_TRIM\_LOAD\_CUSTOM()
```

**17.20.6.13 Sys\_Trim\_LoadVDDFLASH**

```
uint32_t Sys_Trim_LoadVDDFLASH(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:456

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadVDDFLASH**

```
// Loads the VDDFLASH regulator trim settings from NVR7 for 1.6 V.
result = Sys\_Trim\_LoadVDDFLASH(trim_region, TARGET_VDDFLASH_1600);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The voltage trim setting desired.

## Montana Firmware Reference

## 17.20.6.14 Sys\_Trim\_LoadRCOSC

```
uint32_t Sys_Trim_LoadRCOSC(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:467

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadRCOSC**

```
// Loads the RC Start oscillator trim settings from NVR7 for 12 MHz.  
result = Sys_Trim_LoadRCOSC(trim_region, TARGET_RC12);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target clock trim setting.

## 17.20.6.15 Sys\_Trim\_LoadRCOSC32

```
uint32_t Sys_Trim_LoadRCOSC32(TRIM_Type * trim_values, uint32_t target)
```

Location: trim.h:478

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadRCOSC32**

```
// Loads the RC 32768Hz oscillator trim settings from NVR7 for 32768 Hz.  
result = Sys\_Trim\_LoadRCOSC32(trim_region, TARGET\_RC32K);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target clock trim setting.

**17.20.6.16 Sys\_Trim\_LoadThermistor**

```
uint32_t Sys_Trim_LoadThermistor(TRIM_Type * trim_values, uint16_t target)
```

Location: trim.h:489

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadThermistor**

```
// Loads the trim settings for the thermistor current source.  
result = Sys\_Trim\_LoadThermistor(trim_region, TARGET_THERMISTOR);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target thermistor trim setting.

**17.20.6.17 Sys\_Trim\_GetLSADTrim**

```
uint32_t Sys_Trim_GetLSADTrim(uint32_t * addr, uint32_t * gain, uint32_t * offset)
```

Location: trim.h:503

Load LSAD gain and offset value from specified address. Verifies valid values first.

**lsadload**

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

NOTE: Assumes format of LSAD gain and offset storage.

**Example Code for Sys\_Trim\_GetLSADTrim**

```
// Loads gain and offset values for the LSAD module from NVR7.
result = Sys\_Trim\_GetLSADTrim(trim_region, &gain, &offset);
```

**Parameters**

Direction	Name	Description
in	<i>addr</i>	Pointer to memory containing offset in the first word, and gain in the second word.
out	<i>gain</i>	Pointer to return gain value.
out	<i>offset</i>	Pointer to return offset value.

## Montana Firmware Reference

## 17.20.6.18 Sys\_Trim\_LoadVDDIF

```
uint32_t Sys_Trim_LoadVDDIF(TRIM_Type * trim_values, uint32_t target)
```

Location: trim\_vddif.h:49

Load target trim value, if present.

Returns:

A code indicating whether an error has occurred. Error codes: [errors](#)

**Example Code for Sys\_Trim\_LoadVDDIF**

```
// Loads the VDDIF regulator trim settings from NVR7 for 1.8 V.
result = Sys_Trim_LoadVDDIF(trim_region, TARGET_VDDIF_1800);
```

**Parameters**

Direction	Name	Description
in	<i>trim_values</i>	Pointer to section of memory containing trim values, typically base of NVR7.
in	<i>target</i>	The target voltage trim setting.

## 17.21 UART

Universal Asynchronous Receiver/Transmitter (UART) hardware abstraction layer.

## 17.21.1 Summary

**Macros**

- [UART\\_PADS\\_NUM](#) : The number of input GPIO pad configurations for a UART interface (1 per instance)
- [SYS\\_UART\\_GPIOCONFIG](#) : Macro wrapper for [Sys\\_UART\\_GPIOConfig\(\)](#).
- [SYS\\_UART\\_CONFIG](#) : Macro wrapper for [Sys\\_UART\\_Config\(\)](#).

## Montana Firmware Reference

## Functions

- [Sys UART GPIOConfig](#) : Configure two GPIOs for the specified UART interface.
- [Sys UART Config](#) : Configure and enable a UART interface.

## 17.21.2 UART Macro Definition Documentation

## 17.21.2.1 UART\_PADS\_NUM

```
#define UART_PADS_NUM 1
```

Location: uart.h:41

The number of input GPIO pad configurations for a UART interface (1 per instance)

## 17.21.2.2 SYS\_UART\_GPIOCONFIG

```
#define SYS_UART_GPIOCONFIG Sys UART GPIOConfig(UART, (cfg), (pad_tx), (pad_rx))
```

Location: uart.h:91

Macro wrapper for [Sys UART GPIOConfig\(\)](#).

Configure two GPIOs for the specified UART interface. cfg GPIO pin configuration for the UART pads pad\_tx GPIO to use as the UART transmit pad pad\_rx GPIO to use as the UART receive pad

**Example Code for SYS\_UART\_GPIOCONFIG**

```
// Configure GPIOs 5 and 6 for the default UART interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
SYS\_UART\_GPIOCONFIG((GPIO_LPF_DISABLE | GPIO_1K_PULL_UP |
GPIO_6X_DRIVE), GPIO5, GPIO6);
```

## Montana Firmware Reference

**Example Code for SYS\_UART\_GPIOCONFIG**

```
// Configure GPIOs 5 and 6 for the default UART interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
SYS_UART_GPIOCONFIG((GPIO_LPF_DISABLE | GPIO_1K_PULL_UP |
GPIO_6X_DRIVE), GPIO5, GPIO6);
```

**Parameters**

Direction	Name	Description
in	<i>cfg</i>	GPIO pin configuration for the UART pads
in	<i>pad_tx</i>	GPIO to use as the UART transmit pad
in	<i>pad_rx</i>	GPIO to use as the UART receive pad

**17.21.2.3 SYS\_UART\_CONFIG**

```
#define SYS_UART_CONFIG Sys_UART_Config(UART, (uart_clk_hz), (baud), (config))
```

Location: uart.h:107

Macro wrapper for [Sys\\_UART\\_Config\(\)](#).

Configure and enable a UART interface. `uart_clk_hz` UART clock speed in hertz baud Baud rate to which UART\* is configured `config` DMA and interrupt mode enable; use `UART_TX_DMA_[ENABLE | DISABLE]` `UART_RX_DMA_[ENABLE | DISABLE]` `UART_TX_INT_[ENABLE | DISABLE]` `UART_RX_INT_[ENABLE | DISABLE]` `UART_OVERRUN_INT_[ENABLE | DISABLE]`

**Example Code for SYS\_UART\_CONFIG**

```
// Enable and Configure the default UART:
// - 8 MHz clock speed
// - 9600 Hz baud rate
// - A TX DMA request is generated when new data is
//   requested by the UART interface
// - An RX DMA request is generated when new data is
//   received by the UART interface
// - Interrupts enabled
SYS_UART_CONFIG(8000000, 9600, (UART_TX_DMA_ENABLE |
UART_RX_DMA_ENABLE | UART_TX_START_INT_ENABLE |
UART_RX_INT_ENABLE | UART_OVERRUN_INT_ENABLE));
```



## Montana Firmware Reference

**Example Code for SYS\_UART\_CONFIG**

```
// Enable and Configure the default UART:
// - 8 MHz clock speed
// - 9600 Hz baud rate
// - A TX DMA request is generated when new data is
//   requested by the UART interface
// - An RX DMA request is generated when new data is
//   received by the UART interface
// - Interrupts enabled
SYS\_UART\_CONFIG(8000000, 9600, (UART_TX_DMA_ENABLE |
                                UART_RX_DMA_ENABLE | UART_TX_START_INT_ENABLE |
                                UART_RX_INT_ENABLE | UART_OVERRUN_INT_ENABLE));
```

**Parameters**

Direction	Name	Description
in	<i>uart_clk_hz</i>	UART clock speed in hertz
in	<i>baud</i>	Baud rate to which UART* is configured
in	<i>config</i>	DMA and interrupt mode enable; use UART_TX_DMA_[ENABLE   DISABLE] UART_RX_DMA_[ENABLE   DISABLE] UART_TX_INT_[ENABLE   DISABLE] UART_RX_INT_[ENABLE   DISABLE] UART_OVERRUN_INT_[ENABLE   DISABLE]

**17.21.3 UART Function Documentation****17.21.3.1 Sys\_UART\_GPIOConfig**

```
void Sys_UART_GPIOConfig(const UART_Type * uart, uint32_t cfg, uint32_t pad_tx,
uint32_t pad_rx)
```

Location: uart.h:52

Configure two GPIOs for the specified UART interface.

## Montana Firmware Reference

**Example Code for Sys\_UART\_GPIOConfig**

```
// Configure GPIOs 5 and 6 for the UART interface with
// low-pass filter disabled, 8X drive-strength, and 1 kOhm pull-up resistors
Sys_UART_GPIOConfig(UART, (GPIO_LPF_DISABLE | GPIO_1K_PULL_UP |
                           GPIO_8X_DRIVE), GPIO5, GPIO6);
```

**Parameters**

Direction	Name	Description
in	<i>uart</i>	Pointer to the UART instance
in	<i>cfg</i>	GPIO pin configuration for the UART pads
in	<i>pad_tx</i>	GPIO to use as the UART transmit pad
in	<i>pad_rx</i>	GPIO to use as the UART receive pad

**17.21.3.2 Sys\_UART\_Config**

```
void Sys_UART_Config(UART_Type * uart, uint32_t uart_clk_hz, uint32_t baud,
uint32_t config)
```

Location: uart.h:80

Configure and enable a UART interface.

**Example Code for Sys\_UART\_Config**

```
// Enable and Configure a UART:
// - 8 MHz clock speed
// - 9600 Hz baud rate
// - A TX DMA request is generated when new data is
//   requested by the UART interface
// - An RX DMA request is generated when new data is
//   received by the UART interface
// - Interrupts enabled
Sys_UART_Config(UART, 8000000, 9600, (UART_TX_DMA_ENABLE |
                                       UART_RX_DMA_ENABLE | UART_TX_START_INT_ENABLE |
                                       UART_RX_INT_ENABLE | UART_OVERRUN_INT_ENABLE));
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>uart</i>	Pointer to the UART instance
in	<i>uart_clk_hz</i>	UART clock speed in hertz
in	<i>baud</i>	Baud rate to which UART* is configured
in	<i>config</i>	DMA and interrupt mode enable; use UART_TX_DMA_[ENABLE   DISABLE] UART_RX_DMA_[ENABLE   DISABLE] UART_TX_INT_[ENABLE   DISABLE] UART_RX_INT_[ENABLE   DISABLE] UART_OVERRUN_INT_[ENABLE   DISABLE]

## 17.22 WATCHDOG

WATCHDOG Hardware Abstraction Layer.

## 17.22.1 Summary

## Macros

- [SYS\\_WATCHDOG\\_REFRESH](#) : Refresh the chip and software watchdog timers.
- [SYS\\_WATCHDOG\\_SOFTWARE\\_REFRESH](#) : Refresh the software watchdog timer count.
- [SYS\\_WATCHDOG\\_CHIP\\_REFRESH](#) : Refresh the chip watchdog timer count.

## 17.22.2 WATCHDOG Macro Definition Documentation

## 17.22.2.1 SYS\_WATCHDOG\_REFRESH

```
#define SYS_WATCHDOG_REFRESH WATCHDOG->CTRL = WATCHDOG_REFRESH; \
    ACS->SOC_WATCHDOG_CTRL = SOC_WATCHDOG_REFRESH
```

Location: watchdog.h:40

Refresh the chip and software watchdog timers.

## 17.22.2.2 SYS\_WATCHDOG\_SOFTWARE\_REFRESH

```
#define SYS_WATCHDOG_SOFTWARE_REFRESH WATCHDOG->CTRL = WATCHDOG_REFRESH
```

Location: watchdog.h:46

Refresh the software watchdog timer count.

#### **17.22.2.3 SYS\_WATCHDOG\_CHIPREFRESH**

```
#define SYS_WATCHDOG_CHIPREFRESH ACS->SOC_WATCHDOG_CTRL = SOC_WATCHDOG_REFRESH
```

Location: watchdog.h:51

Refresh the chip watchdog timer count.

# CHAPTER 18

## Flash Library Reference

---

Flash Library Reference.

### 18.1 SUMMARY

#### Variables

- [FlashLib Version](#) : Firmware revision code variable.

#### Enumerations

- [FlashStatus t](#) : Flash library return codes.
- [FlashClockFrequency t](#) : Flash operational frequency values supported by the device.

#### Macros

- [FLASH\\_FW\\_VER\\_MAJOR](#) : Flash library major version number.
- [FLASH\\_FW\\_VER\\_MINOR](#) : Flash library minor version number.
- [FLASH\\_FW\\_VER\\_REVISION](#) : Flash library revision version number.
- [FLASH\\_FW\\_VER](#) : Flash library version number, concatenation of all version numbers.
- [FLASH0](#) : Define FLASH0 as the first flash instance, if this is not defined in the headers.
- [CODE\\_ROW\\_LEN\\_WORDS](#) : Flash structure definitions.
- [CODE\\_SECTOR\\_LEN\\_WORDS](#) : Total number of words in a single sector in Code region.
- [CODE\\_UNLOCK\\_REGION\\_LEN\\_BYTES](#) : Total number of bytes in lock/unlock regions in Code region.
- [CODE\\_UNLOCK\\_REGION\\_NUM](#) : Total number of lock/unlock regions in Code region.
- [DATA\\_ROW\\_LEN\\_WORDS](#) : Total number of words in a single row in Data region.
- [DATA\\_SECTOR\\_LEN\\_WORDS](#) : Total number of words in a single sector in Data region.
- [DATA\\_UNLOCK\\_REGION\\_LEN\\_BYTES](#) : Total number of bytes in lock/unlock regions in Data region.
- [DATA\\_UNLOCK\\_REGION\\_NUM](#) : Total number of lock/unlock regions in Data region.
- [NVR\\_ROW\\_LEN\\_WORDS](#) : Total number of words in a single row in NVR region.
- [NVR\\_SECTOR\\_LEN\\_WORDS](#) : Total number of words in a single sector in NVR region.
- [NVR\\_UNLOCK\\_REGION\\_LEN\\_BYTES](#) : Total number of bytes in lock/unlock regions in NVR region.
- [FLASH\\_INSTANCE\\_NUM](#) : Total number of flash instances.
- [FLASH\\_0\\_DESCR\\_NUM](#) : Total number of descriptor types on flash 0 region example( Code,Data,NVR etc.)
- [FLASH\\_1\\_DESCR\\_NUM](#) : Total number of descriptor types on flash 1 region example( Code,Data,NVR etc.)

#### Functions

- [Flash Initialize](#) : Initialize clock and access to flash.
- [Flash WriteWord](#) : Write a word to a flash address.
- [Flash WriteBuffer](#) : Write contents of a static memory buffer to flash.
- [Flash WriteDouble](#) : Write a 38-bit word to flash.

## Montana Firmware Reference

- [Flash\\_ReadWord](#) : Read a 32-bit word from flash.
- [Flash\\_ReadBuffer](#) : Read contents of flash into a static memory buffer.
- [Flash\\_ReadDouble](#) : Read a 38-bit word from flash.
- [Flash\\_EraseFlashBank](#) : Erase a single flash bank.
- [Flash\\_EraseChip](#) : Erase all data and code flash.
- [Flash\\_EraseSector](#) : Erase a sector flash.
- [Flash\\_BlankCheck](#) : Check if flash region is blank.

## 18.2 DETAILED DESCRIPTION

This reference chapter presents a detailed description of all the functions in the flash programming and erase support library. This reference includes calling parameters, returned values, and assumptions.

**Warning:** All functions provided by the flash library should be executed from RAM or ROM, as executing them from flash can result in hidden, flash-access-related failures.

## 18.3 FLASH LIBRARY REFERENCE VARIABLE DOCUMENTATION

### 18.3.1 FlashLib\_Version

```
const short FlashLib_Version
```

Location: flash.h:58

Firmware revision code variable.

Access to this variable is available through the ROM tables.

## 18.4 FLASH LIBRARY REFERENCE ENUMERATION TYPE DOCUMENTATION

### 18.4.1 FlashStatus\_t

Location: flash.h:105

Flash library return codes.

## Members

## Montana Firmware Reference

- `FLASH_ERR_NONE = 0x0`

Flash no error.

- `FLASH_ERR_BAD_ADDRESS = 0x1`

Flash error invalid address parameter.

- `FLASH_ERR_BAD_LENGTH = 0x2`

Flash error invalid word length parameter.

- `FLASH_ERR_INACCESSIBLE = 0x3`

Flash error flash is inaccessible.

- `FLASH_ERR_INVALID_PARAMS = 0x4`

Flash error invalid function parameter.

- `FLASH_ERR_NULL_PARAM = 0x5`

Flash error null pointer used.

- `FLASH_ERR_ADDRESS_WORD_ALIGN = 0x6`

Flash error address is not word aligned.

- `FLASH_ERR_ZERO_LEN = 0x7`

Flash error zero length parameter has passed.

- `FLASH_ERR_CRC_CHECK = 0x8`

Flash error CRC verification has failed.

- `FLASH_ERR_UNKNOWN = 0x9`

Flash error undefined.

#### 18.4.2 FlashClockFrequency\_t

Location: flash.h:122

Flash operational frequency values supported by the device.

##### Members

- `FLASH_CLOCK_3MHZ = 3000000UL`

Flash Clock value of 3 MHz.

- `FLASH_CLOCK_4MHZ = 4000000UL`

Flash Clock value of 4 MHz.

- `FLASH_CLOCK_5MHZ = 5000000UL`

Flash Clock value of 5 MHz.

- `FLASH_CLOCK_8MHZ = 8000000UL`

Flash Clock value of 8 MHz.

- `FLASH_CLOCK_10MHZ = 10000000UL`

Flash Clock value of 10 MHz.



**Montana Firmware Reference**

- `FLASH_CLOCK_12MHZ = 12000000UL`

Flash Clock value of 12 MHz.

- `FLASH_CLOCK_16MHZ = 16000000UL`

Flash Clock value of 16 MHz.

- `FLASH_CLOCK_20MHZ = 20000000UL`

Flash Clock value of 20 MHz.

- `FLASH_CLOCK_24MHZ = 24000000UL`

Flash Clock value of 24 MHz.

- `FLASH_CLOCK_48MHZ = 48000000UL`

Flash Clock value of 48 MHz.

**18.5 FLASH LIBRARY REFERENCE MACRO DEFINITION DOCUMENTATION****18.5.1 FLASH\_FW\_VER\_MAJOR**

```
#define FLASH_FW_VER_MAJOR 0x03
```

Location: flash.h:43

Flash library major version number.

**18.5.2 FLASH\_FW\_VER\_MINOR**

```
#define FLASH_FW_VER_MINOR 0x00
```

Location: flash.h:46

Flash library minor version number.

### 18.5.3 FLASH\_FW\_VER\_REVISION

```
#define FLASH_FW_VER_REVISION 0x02
```

Location: flash.h:49

Flash library revision version number.

### 18.5.4 FLASH\_FW\_VER

```
#define FLASH_FW_VER ((FLASH\_FW\_VER\_MAJOR << 12) | \  
                    (FLASH\_FW\_VER\_MINOR << 8) | \  
                    FLASH\_FW\_VER\_REVISION)
```

Location: flash.h:52

Flash library version number, concatenation of all version numbers.

### 18.5.5 FLASH0

```
#define FLASH0 ((FLASH_Type *)FLASH_BASE)
```

Location: flash.h:62

Define FLASH0 as the first flash instance, if this is not defined in the headers.

### 18.5.6 CODE\_ROW\_LEN\_WORDS

```
#define CODE_ROW_LEN_WORDS 0x80U
```

Location: flash.h:70

Flash structure definitions.

Total number of words in a single row in Code region

#### 18.5.7 CODE\_SECTOR\_LEN\_WORDS

```
#define CODE_SECTOR_LEN_WORDS 0x200U
```

Location: flash.h:73

Total number of words in a single sector in Code region.

#### 18.5.8 CODE\_UNLOCK\_REGION\_LEN\_BYTES

```
#define CODE_UNLOCK_REGION_LEN_BYTES 0x16000U
```

Location: flash.h:76

Total number of bytes in lock/unlock regions in Code region.

#### 18.5.9 CODE\_UNLOCK\_REGION\_NUM

```
#define CODE_UNLOCK_REGION_NUM 0x4U
```

Location: flash.h:79

Total number of lock/unlock regions in Code region.

#### 18.5.10 DATA\_ROW\_LEN\_WORDS

```
#define DATA_ROW_LEN_WORDS 0x20U
```

Location: flash.h:82

Total number of words in a single row in Data region.

#### 18.5.11 DATA\_SECTOR\_LEN\_WORDS

```
#define DATA_SECTOR_LEN_WORDS 0x40U
```

Location: flash.h:85

Total number of words in a single sector in Data region.

#### 18.5.12 DATA\_UNLOCK\_REGION\_LEN\_BYTES

```
#define DATA_UNLOCK_REGION_LEN_BYTES 0x5000U
```

Location: flash.h:88

Total number of bytes in lock/unlock regions in Data region.

#### 18.5.13 DATA\_UNLOCK\_REGION\_NUM

```
#define DATA_UNLOCK_REGION_NUM 0x8U
```

Location: flash.h:91

Total number of lock/unlock regions in Data region.

#### 18.5.14 NVR\_ROW\_LEN\_WORDS

```
#define NVR_ROW_LEN_WORDS DATA\_ROW\_LEN\_WORDS
```

Location: flash.h:94

Total number of words in a single row in NVR region.

#### 18.5.15 NVR\_SECTOR\_LEN\_WORDS

```
#define NVR_SECTOR_LEN_WORDS DATA\_SECTOR\_LEN\_WORDS
```

Location: flash.h:97

Total number of words in a single sector in NVR region.

#### 18.5.16 NVR\_UNLOCK\_REGION\_LEN\_BYTES

```
#define NVR_UNLOCK_REGION_LEN_BYTES 0x100U
```

## Montana Firmware Reference

Location: flash.h:100

Total number of bytes in lock/unlock regions in NVR region.

**18.5.17 FLASH\_INSTANCE\_NUM**

```
#define FLASH_INSTANCE_NUM 0x2U
```

Location: flash\_montana.h:30

Total number of flash instances.

**18.5.18 FLASH\_0\_DESCR\_NUM**

```
#define FLASH_0_DESCR_NUM 0x3U
```

Location: flash\_montana.h:33

Total number of descriptor types on flash 0 region example( Code,Data,NVR etc.)

**18.5.19 FLASH\_1\_DESCR\_NUM**

```
#define FLASH_1_DESCR_NUM FLASH\_0\_DESCR\_NUM
```

Location: flash\_montana.h:36

Total number of descriptor types on flash 1 region example( Code,Data,NVR etc.)

**18.6 FLASH LIBRARY REFERENCE FUNCTION DOCUMENTATION****18.6.1 Flash\_Initialize**

```
FlashStatus\_t Flash_Initialize(unsigned int num, FlashClockFrequency\_t freq)
```

Location: flash.h:155

Initialize clock and access to flash.

## Montana Firmware Reference

This function powers-up and enables access to a flash region. It also applies the correct delay settings based on the specified flash clock frequency (*freq*). *num* Flash instance to be initialized *freq* Flash clock frequency in Hertz, only defined frequencies supported

See: [FlashClockFrequency\\_t](#)

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: System clock frequency should not be changed while the flash is being erased or programmed.  
An accurate system clock frequency of 1 MHz or higher is required for proper flash operation. If using the RC oscillator, care must be taken as the trimmed frequency for this oscillator has a high temperature dependency.

See: [FlashClockFrequency\\_t](#)

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: System clock frequency should not be changed while the flash is being erased or programmed.  
An accurate system clock frequency of 1 MHz or higher is required for proper flash operation. If using the RC oscillator, care must be taken as the trimmed frequency for this oscillator has a high temperature dependency.

## Parameters

Direction	Name	Description
in	<i>num</i>	Flash instance to be initialized
in	<i>freq</i>	Flash clock frequency in Hertz, only defined frequencies supported

### 18.6.2 Flash\_WriteWord

[FlashStatus\\_t](#) `Flash_WriteWord(uint32_t addr, uint32_t word, bool enb_endurance)`

Location: flash.h:175

## Montana Firmware Reference

Write a word to a flash address.

This function writes a single word to flash. *addr* Address of the word to be written. *word* Data to be written to flash.

*enb\_endurance* Set to 0 for default flash endurance;

Set to 1 to enable two-stage programming for higher endurance of the data programmed.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: *addr* must be word aligned.

Contents of flash must be erased prior to performing a write.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: *addr* must be word aligned.

Contents of flash must be erased prior to performing a write.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

### Parameters

Direction	Name	Description
in	<i>addr</i>	Address of the word to be written.
in	<i>word</i>	Data to be written to flash.
in	<i>enb_endurance</i>	Set to 0 for default flash endurance; Set to 1 to enable two-stage programming for higher endurance of the data programmed.

### 18.6.3 Flash\_WriteBuffer

[FlashStatus\\_t](#) Flash\_WriteBuffer(uint32\_t *addr*, uint32\_t *word\_length*, const uint32\_t \* *words*, bool *enb\_endurance*)

## Montana Firmware Reference

Location: flash.h:207

Write contents of a static memory buffer to flash.

This function writes the contents of a static memory buffer to flash. A read-back verification is performed after write to ensure the write has been successful. **addr** Address of first word location in flash. **word\_length** Total number of words to be written to flash. **words** A 32-bit C pointer to the memory location of the buffer to be written to flash. **enb\_endurance** Set to 0 for default flash endurance; Set to 1 to enable two-stage programming for higher endurance of data programmed.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: **addr** must be word aligned.

Contents of flash must be erased prior to performing a write.

Interrupts are disabled during critical sections, to ensure proper flash operation.

Applications must ensure that the function completes and that the return value is `FLASH_ERR_NONE` to consider the two-stage programming to be complete.

Source address of data being read and destination address being written, can not be part the same flash instance.

CRC peripheral registers are modified during execution, and restored before returning. The CRC must not be used by the application while writing the buffer to flash.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: **addr** must be word aligned.

Contents of flash must be erased prior to performing a write.

Interrupts are disabled during critical sections, to ensure proper flash operation.

Applications must ensure that the function completes and that the return value is `FLASH_ERR_NONE` to consider the two-stage programming to be complete.

Source address of data being read and destination address being written, can not be part the same flash instance.

CRC peripheral registers are modified during execution, and restored before returning. The CRC must not be used by the application while writing the buffer to flash.

## Parameters



## Montana Firmware Reference

Direction	Name	Description
in	<i>addr</i>	Address of first word location in flash.
in	<i>word_length</i>	Total number of words to be written to flash.
in	<i>words</i>	A 32-bit C pointer to the memory location of the buffer to be written to flash.
in	<i>enb_endurance</i>	Set to 0 for default flash endurance; Set to 1 to enable two-stage programming for higher endurance of data programmed.

**18.6.4 Flash\_WriteDouble**

[FlashStatus\\_t](#) Flash\_WriteDouble(uint32\_t addr, const uint32\_t \* word, bool enb\_endurance)

Location: flash.h:234

Write a 38-bit word to flash.

This function temporarily disables automatic flash ECC generation, allowing the user to write 38-bits to a single word address in flash.

A read-back verification is performed after write to ensure the write has been successful. *addr* Address of the word to be written in flash. *word* 32-bit C pointer to the word and ECC data to be written to flash:

- *word*[0] contains the data to be written to flash
- *word*[1] [5:0] contains the 6-bit data to be written as the ECC value.

*enb\_endurance* Set to 0 for default flash endurance;

Set to 1 to enable two-stage programming for higher endurance of data programmed.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: *addr* must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

A read-back verification is performed after write to ensure the write has been successful.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

## Montana Firmware Reference

NOTE: addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

## Parameters

Direction	Name	Description
in	<i>addr</i>	Address of the word to be written in flash.
in	<i>word</i>	32-bit C pointer to the word and ECC data to be written to flash: <ul style="list-style-type: none"> <li>word[0] contains the data to be written to flash</li> <li>word[1] [5:0] contains the 6-bit data to be written as the ECC value.</li> </ul>
in	<i>enb_endurance</i>	Set to 0 for default flash endurance; Set to 1 to enable two-stage programming for higher endurance of data programmed.

## 18.6.5 Flash\_ReadWord

[FlashStatus\\_t](#) Flash\_ReadWord(uint32\_t addr, uint32\_t \* word)

Location: flash.h:251

Read a 32-bit word from flash.

This function reads a 32-bit word from flash. If ECC is enabled (default), hardware will log/generate interrupt on ECC errors. addr Address in flash to be read. word 32-bit C pointer to the word read from flash.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

Returns:

Flash API status code

## Montana Firmware Reference

See: [FlashStatus\\_t](#)

NOTE: addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

## Parameters

Direction	Name	Description
in	<i>addr</i>	Address in flash to be read.
out	<i>word</i>	32-bit C pointer to the word read from flash.

## 18.6.6 Flash\_ReadBuffer

[FlashStatus\\_t](#) Flash\_ReadBuffer(uint32\_t flash\_addr, uint32\_t dram\_addr, unsigned int word\_length)

Location: flash.h:272

Read contents of flash into a static memory buffer.

This function uses the flash copier to read contents of flash into a memory buffer. flash\_addr Address of first word location in flash. dram\_addr Address of first word location in static memory. word\_length Total number of words to be read from flash.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: flash\_addr and dram\_addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

This function fails if the DMA or CryptoCell continuously blocks memory accesses by the flash copier by accessing memory on every cycle.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

## Montana Firmware Reference

NOTE: flash\_addr and dram\_addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

This function fails if the DMA or CryptoCell continuously blocks memory accesses by the flash copier by accessing memory on every cycle.

## Parameters

Direction	Name	Description
in	<i>flash_addr</i>	Address of first word location in flash.
in	<i>dram_addr</i>	Address of first word location in static memory.
in	<i>word_length</i>	Total number of words to be read from flash.

## 18.6.7 Flash\_ReadDouble

[FlashStatus\\_t](#) Flash\_ReadDouble(uint32\_t addr, uint32\_t \* word)

Location: flash.h:297

Read a 38-bit word from flash.

This function temporarily disables automatic flash ECC generation, allowing the user to read all 38 bits from a single word address in flash.

NOTE: ECC checks are not performed on the 32-bit data word or 6-bit ECC value.

addr Address of the word to be read from flash. word 32-bit C pointer to the word and ECC data read from flash:

- word[0] contains the data to word read from flash.
- word[1] [5:0] contains the 6-bit data ECC value read.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

NOTE: ECC checks are not performed on the 32-bit data word or 6-bit ECC value.

Returns:

## Montana Firmware Reference

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: addr must be word aligned.

Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

### Parameters

Direction	Name	Description
in	<i>addr</i>	Address of the word to be read from flash.
out	<i>word</i>	32-bit C pointer to the word and ECC data read from flash: <ul style="list-style-type: none"> <li>word[0] contains the data to word read from flash.</li> <li>word[1] [5:0] contains the 6-bit data ECC value read.</li> </ul>

### 18.6.8 Flash\_EraseFlashBank

[FlashStatus\\_t](#) Flash\_EraseFlashBank(uint32\_t num)

Location: flash.h:315

Erase a single flash bank.

This function erases all code and data regions of a flash instance. num Flash instance not to be erased.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: A blank check is not performed to ensure that the flash has been successfully erased. Flash\_BlankCheck can be used by an application to verify if the erase has been successful.

NVR regions are not erased. Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

Returns:

Flash API status code

## Montana Firmware Reference

See: [FlashStatus\\_t](#)

NOTE: A blank check is not performed to ensure that the flash has been successfully erased. Flash\_BBlankCheck can be used by an application to verify if the erase has been successful.  
NVR regions are not erased. Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

## Parameters

Direction	Name	Description
in	<i>num</i>	Flash instance not to be erased.

## 18.6.9 Flash\_EraseChip

[FlashStatus\\_t](#) Flash\_EraseChip()

Location: flash.h:332

Erase all data and code flash.

This function erases all code and data regions of all flash instances.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

NOTE: A blank check is not performed to ensure that the flash has been successfully erased. Flash\_BBlankCheck can be used by an application to verify if the erase has been successful.  
NVR regions are not erased.  
Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

Returns:

Flash API status code

See: [FlashStatus\\_t](#)

## Montana Firmware Reference

NOTE: A blank check is not performed to ensure that the flash has been successfully erased. Flash\_BlankCheck can be used by an application to verify if the erase has been successful.  
 NVR regions are not erased.  
 Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

**18.6.10 Flash\_EraseSector**

[FlashStatus\\_t](#) Flash\_EraseSector(uint32\_t addr, bool enb\_endurance)

Location: flash.h:348

Erase a sector flash.

This function erases a flash sector (512 words for code, 64 words for data). *addr* An address within the flash sector to be erased. *enb\_endurance* Set to 0 for default flash endurance;  
 Set to 1 to enable two-stage erase iteration for higher endurance of flash.

Returns:

Flash API status code. See [FlashStatus\\_t](#)

NOTE: Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

Returns:

Flash API status code. See [FlashStatus\\_t](#)

NOTE: Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.

**Parameters**

Direction	Name	Description
in	<i>addr</i>	An address within the flash sector to be erased.
in	<i>enb_endurance</i>	Set to 0 for default flash endurance; Set to 1 to enable two-stage erase iteration for higher endurance of flash.

## Montana Firmware Reference

## 18.6.11 Flash\_BlankCheck

[FlashStatus\\_t](#) Flash\_BlankCheck(uint32\_t addr, unsigned int word\_length)

Location: flash.h:364

Check if flash region is blank.

This function uses the flash copier in comparator mode to verify if the flash contents are empty (i.e containing the erase value 0xFFFFFFFF). addr Address of the first word in flash to be verified. word\_length Total number of words to be verified.

Returns:

Flash API status code [FlashStatus\\_t](#)

NOTE: Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.  
addr must be word aligned.

Returns:

Flash API status code [FlashStatus\\_t](#)

NOTE: Interrupts are not disabled; operation is undefined if the calling application modifies the values of flash registers before returning from this function call.  
addr must be word aligned.

## Parameters

Direction	Name	Description
in	<i>addr</i>	Address of the first word in flash to be verified.
in	<i>word_length</i>	Total number of words to be verified.



## CHAPTER 19

# Supplemental Calibration Library Reference

---

The supplemental calibration library is used to calibrate each voltage rail or RC oscillator to the desired level or frequency, respectively.

### 19.1 SUMMARY

#### Variables

- [CalibrateLib Version](#) : Calibrate version variable.

#### Data Structures

- [CalClock Type](#) : Contains the quantitative results of the calibration, returned from each clock calibration function.
- [CalPower Type](#) : Contains the quantitative results of the calibration, returned from each rail calibration function.

#### Enumerations

- [clock check](#) : Enumeration for selecting to check either the 48 MHz crystal or the 32 kHz crystal with Calibrate\_Clock\_CheckXTAL.

#### Macros

- [CALIBRATE\\_FW\\_VER\\_MAJOR](#) : Major version of Calibration Library.
- [CALIBRATE\\_FW\\_VER\\_MINOR](#) : Minor version of Calibration Library.
- [CALIBRATE\\_FW\\_VER\\_REVISION](#) : Revision of Calibration Library.
- [CALIBRATE\\_FW\\_VER](#) : Firmware Calibration Library Version Code.
- [ERRNO\\_POWER\\_CAL\\_MARKER](#) : Power supply calibration related errors marker.
- [ERRNO\\_VBG\\_CAL\\_ERROR](#) : Error during bandgap calibration process.
- [ERRNO\\_VDDRF\\_CAL\\_ERROR](#) : Error during VDDRF calibration process.
- [ERRNO\\_VDDPA\\_CAL\\_ERROR](#) : Error during VDDPA calibration process.
- [ERRNO\\_DCDC\\_CAL\\_ERROR](#) : Error during DC-DC calibration process.
- [ERRNO\\_VDDC\\_CAL\\_ERROR](#) : Error during VDDC calibration process.
- [ERRNO\\_VDDM\\_CAL\\_ERROR](#) : Error during VDDM calibration process.
- [ERRNO\\_VDDIF\\_CAL\\_ERROR](#) : Error during VDDIF calibration process.
- [ERRNO\\_VDDFLASH\\_CAL\\_ERROR](#) : Error during VDDFLASH calibration process.
- [ERRNO\\_STORAGE\\_CAL\\_ERROR](#) : Error during storage calibration process.
- [ERRNO\\_CLK\\_CAL\\_MARKER](#) : Clock calibration related errors marker.
- [ERRNO\\_RCOSC\\_CAL\\_ERROR](#) : Error during RC 32 kHz oscillator calibration process.
- [ERRNO\\_START\\_OSC\\_CAL\\_ERROR](#) : Error during RC Start oscillator calibration process.
- [ERRNO\\_INVALID\\_MIN\\_MAX\\_ERROR](#) : Invalid input to binary search algorithm.

## Montana Firmware Reference

- [TRIMMING STEP](#) : Size of trimming steps for RC oscillator, 1.5%.
- [ASYNC CLK PERIODS](#) : Number of asynchronous clock periods to measure over.
- [CAL 32K RCOSC](#) : Select to calibrate the 32 kHz RC oscillator.
- [CAL START OSC](#) : Select to calibrate the Start RC oscillator.
- [CAL RC32OSC DEFAULT](#) : RC32 OSC default target frequency.
- [MHZ TO HZ](#) : Conversion factor between SMHz to Hz or vice versa.
- [TEN MS QUOTIENT](#) : Conversion factor between MHz to Hz or vice versa.
- [NON MONOTONIC POINTS](#) : Number of points to check when encountering non-monotonic code.
- [MONOTONIC POINTS](#) : Number of points to check when encountering monotonic code.
- [NON MONOTONIC CODE32](#) : Number of points to check when encountering monotonic code.
- [NON MONOTONIC CODE48](#) : Number of points to check when encountering monotonic code.
- [MIN RCCLK 24](#) : Minimum frequency of 24 MHz oscillator setting worst case.
- [MAX RCCLK 24](#) : Maximum frequency of 24 MHz oscillator setting worst case.
- [RFCLK FREQ](#) : RFCLK frequency measured.
- [XTAL48 ERROR LIMIT MIN](#) :  $\text{MIN} = \text{MIN RCCLK} / 8 \text{ MHz} * 16 \text{ ASCC periods}$ .
- [XTAL48 ERROR LIMIT MAX](#) :  $\text{MAX} = \text{MAX RCCLK} / 8 \text{ MHz} * 16 \text{ ASCC periods}$ .
- [STANDBYCLK FREQ](#) : RFCLK frequency measured.
- [XTAL32 ERROR LIMIT MIN](#) :  $\text{MIN} = \text{MIN RCCLK} / 32768 \text{ Hz} * 16 \text{ ASCC periods}$ .
- [XTAL32 ERROR LIMIT MAX](#) :  $\text{MAX} = \text{MAX RCCLK} / 32768 \text{ Hz} * 16 \text{ ASCC periods}$ .
- [CONVERT MHZ TO CYCLES](#) : Calculates the number of cycles to be returned by the ASCC. The ASCC returns the number of SYSCLK cycles between n number of periods in the input clock.
- [LSAD STABILIZED RANGE](#) : LSAD variance in LSBs considered "stable" and not discharging.
- [LSAD MEASUREMENT ERROR](#) : Set the LSAD measurement error to 5 [mV].
- [LSAD IF MEASUREMENT ERROR](#) : Set the LSAD measurement error to 13 [mV].
- [LSAD NUM CHANNELS](#) : Number of LSAD channels in device.
- [VDDCM TARGET OFFSET](#) : Offset the desired target to ensure while calibrating.
- [BG VTRIM 0P820V BYTE](#) : Bandgap maximum safe voltage - 1 trim step.
- [VDDM TRIM 0P95V BYTE](#) : Digital Memories voltage regulator minimum safe voltage to maintain function.
- [VDDFLASH TRIM 1P500V BYTE](#) : Flash voltage regulator minimum safe voltage to maintain function.
- [VDDFLASH TRIM 1P850V BYTE](#) : Flash voltage regulator maximum safe voltage.
- [V TO MV](#) : Factor for converting back and forth from mV to V.
- [V TO MV F](#) : Float iteration of factor for converting back and forth from mV to V.
- [CONVERT](#) : Converts an ADC code to a voltage, calculated as follows  $\text{voltage} = \text{adc\_code} * (2 \text{ V} * 1000 [\text{mV}] / 1 \text{ V} / 2^{14} \text{ steps})$ .
- [SWAP](#) : Swap the values in variables a and b.

## Functions

- [Calibrate Clock Initialize](#) : Initialize the system to support the clock calibration, consisting of the 48 MHz XTAL oscillator and RC oscillator.
- [Calibrate Clock 32K RCOSC](#) : Used to calibrate the 32K RC oscillator to a specified frequency.
- [Calibrate Clock Start OSC](#) : Used to calibrate the startup oscillator to a specified frequency.
- [Calibrate Clock CheckXTAL](#) : Used to determine if the specified crystal can oscillate correctly.
- [Calibrate Power Initialize](#) : Initialize the system to support power supply calibration.
- [Calibrate Power VDDRF](#) : Calibrate the radio front-end power supply (VDDRF).
- [Calibrate Power VDDIF](#) : Calibrate the interfaces power supply (VDDIF).
- [Calibrate Power VDDFLASH](#) : Calibrate the flash power supply (VDDFLASH).
- [Calibrate Power VDDPA](#) : Calibrate the radio power amplifier power supply (VDDPA).

## Montana Firmware Reference

- [Calibrate Power DCDC](#) : Calibrate the DC-DC converter (DCDC).
- [Calibrate Power VDDC](#) : Calibrate the digital core voltage power supply (VDDC).
- [Calibrate Power VDDM](#) : Calibrate the digital memory voltage (VDDM)

## 19.2 SUPPLEMENTAL CALIBRATION LIBRARY REFERENCE VARIABLE DOCUMENTATION

## 19.2.1 CalibrateLib\_Version

```
const short CalibrateLib_Version
```

Location: calibrate.h:60

Calibrate version variable.

## 19.3 SUPPLEMENTAL CALIBRATION LIBRARY REFERENCE DATA STRUCTURES TYPE DOCUMENTATION

## 19.3.1 CalClock\_Type

Location: calibrate\_clock.h:124

Contains the quantitative results of the calibration, returned from each clock calibration function.

## Data Fields

Type	Name	Description
uint32_t	<i>trim_setting</i>	The final trim setting in the relevant register.
uint32_t	<i>read_freq</i>	Last measured frequency at the current final trim setting. Value is in Hz.

## 19.3.2 CalPower\_Type

Location: calibrate\_power.h:104

## Montana Firmware Reference

Contains the quantitative results of the calibration, returned from each rail calibration function.

`trim_setting` the final trim setting in the relevant register. `read_voltage` last measured voltage at the current final trim setting. Value is in mV.

**Data Fields**

Type	Name	Description
<code>uint32_t</code>	<i><code>trim_setting</code></i>	Trim setting result.
<code>uint32_t</code>	<i><code>read_voltage</code></i>	Voltage measured after calibration.

**19.4 SUPPLEMENTAL CALIBRATION LIBRARY REFERENCE ENUMERATION TYPE DOCUMENTATION****19.4.1 clock\_check**

Location: `calibrate_clock.h`:100

Enumeration for selecting to check either the 48 MHz crystal or the 32 kHz crystal with `Calibrate_Clock_CheckXTAL`.

**Members**

- `XTAL_48MHZ`
- `XTAL_32KHZ`

**19.5 SUPPLEMENTAL CALIBRATION LIBRARY REFERENCE MACRO DEFINITION DOCUMENTATION****19.5.1 CALIBRATE\_FW\_VER\_MAJOR**

```
#define CALIBRATE_FW_VER_MAJOR 0x02
```

Location: `calibrate.h`:46

Major version of Calibration Library.

#### 19.5.2 CALIBRATE\_FW\_VER\_MINOR

```
#define CALIBRATE_FW_VER_MINOR 0x01
```

Location: calibrate.h:49

Minor version of Calibration Library.

#### 19.5.3 CALIBRATE\_FW\_VER\_REVISION

```
#define CALIBRATE_FW_VER_REVISION 0x00
```

Location: calibrate.h:52

Revision of Calibration Library.

#### 19.5.4 CALIBRATE\_FW\_VER

```
#define CALIBRATE_FW_VER ((CALIBRATE\_FW\_VER\_MAJOR << 12) | \
                          (CALIBRATE\_FW\_VER\_MINOR << 8) | \
                          CALIBRATE\_FW\_VER\_REVISION)
```

Location: calibrate.h:55

Firmware Calibration Library Version Code.

#### 19.5.5 ERRNO\_POWER\_CAL\_MARKER

```
#define ERRNO_POWER_CAL_MARKER 0x10
```

Location: calibrate.h:64

Power supply calibration related errors marker.

#### 19.5.6 ERRNO\_VBG\_CAL\_ERROR

```
#define ERRNO_VBG_CAL_ERROR (0x0001 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:67

Error during bandgap calibration process.

#### 19.5.7 ERRNO\_VDDRF\_CAL\_ERROR

```
#define ERRNO_VDDRF_CAL_ERROR (0x0002 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:70

Error during VDDRF calibration process.

#### 19.5.8 ERRNO\_VDDPA\_CAL\_ERROR

```
#define ERRNO_VDDPA_CAL_ERROR (0x0003 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:73

Error during VDDPA calibration process.

#### 19.5.9 ERRNO\_DCDC\_CAL\_ERROR

```
#define ERRNO_DCDC_CAL_ERROR (0x0004 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:76

Error during DC-DC calibration process.

#### 19.5.10 ERRNO\_VDDC\_CAL\_ERROR

```
#define ERRNO_VDDC_CAL_ERROR (0x0005 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:79

Error during VDDC calibration process.

**19.5.11 ERRNO\_VDDM\_CAL\_ERROR**

```
#define ERRNO_VDDM_CAL_ERROR (0x0006 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:82

Error during VDDM calibration process.

**19.5.12 ERRNO\_VDDIF\_CAL\_ERROR**

```
#define ERRNO_VDDIF_CAL_ERROR (0x0007 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:85

Error during VDDIF calibration process.

**19.5.13 ERRNO\_VDDFLASH\_CAL\_ERROR**

```
#define ERRNO_VDDFLASH_CAL_ERROR (0x0008 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:88

Error during VDDFLASH calibration process.

**19.5.14 ERRNO\_STORAGE\_CAL\_ERROR**

```
#define ERRNO_STORAGE_CAL_ERROR (0x0009 | ERRNO\_POWER\_CAL\_MARKER)
```

Location: calibrate.h:91

Error during storage calibration process.

**19.5.15 ERRNO\_CLK\_CAL\_MARKER**

```
#define ERRNO_CLK_CAL_MARKER 0x20
```

Location: calibrate.h:94

Clock calibration related errors marker.

#### 19.5.16 ERRNO\_RCOSC\_CAL\_ERROR

```
#define ERRNO_RCOSC_CAL_ERROR (0x0001 | ERRNO\_CLK\_CAL\_MARKER)
```

Location: calibrate.h:97

Error during RC 32 kHz oscillator calibration process.

#### 19.5.17 ERRNO\_START\_OSC\_CAL\_ERROR

```
#define ERRNO_START_OSC_CAL_ERROR (0x0002 | ERRNO\_CLK\_CAL\_MARKER)
```

Location: calibrate.h:100

Error during RC Start oscillator calibration process.

#### 19.5.18 ERRNO\_INVALID\_MIN\_MAX\_ERROR

```
#define ERRNO_INVALID_MIN_MAX_ERROR (0x0003 | ERRNO\_CLK\_CAL\_MARKER)
```

Location: calibrate.h:103

Invalid input to binary search algorithm.

#### 19.5.19 TRIMMING\_STEP

```
#define TRIMMING_STEP 0.015
```

Location: calibrate\_clock.h:35

Size of trimming steps for RC oscillator, 1.5%.

#### 19.5.20 ASYNC\_CLK\_PERIODS

```
#define ASYNC_CLK_PERIODS 16
```

Location: calibrate\_clock.h:38



Number of asynchronous clock periods to measure over.

#### 19.5.21 CAL\_32K\_RCOSC

```
#define CAL_32K_RCOSC 1
```

Location: calibrate\_clock.h:41

Select to calibrate the 32 kHz RC oscillator.

#### 19.5.22 CAL\_START\_OSC

```
#define CAL_START_OSC 2
```

Location: calibrate\_clock.h:44

Select to calibrate the Start RC oscillator.

#### 19.5.23 CAL\_RC32OSC\_DEFAULT

```
#define CAL_RC32OSC_DEFAULT 32768U
```

Location: calibrate\_clock.h:47

RC32 OSC default target frequency.

#### 19.5.24 MHZ\_TO\_HZ

```
#define MHZ_TO_HZ 1000000U
```

Location: calibrate\_clock.h:50

Conversion factor between SMHz to Hz or vice versa.

#### 19.5.25 TEN\_MS\_QUOTIENT

```
#define TEN_MS_QUOTIENT 100U
```

Location: `calibrate_clock.h`:53

Conversion factor between MHz to Hz or vice versa.

#### 19.5.26 NON\_MONOTONIC\_POINTS

```
#define NON_MONOTONIC_POINTS 3
```

Location: `calibrate_clock.h`:56

Number of points to check when encountering non-monotonic code.

#### 19.5.27 MONOTONIC\_POINTS

```
#define MONOTONIC_POINTS 1
```

Location: `calibrate_clock.h`:59

Number of points to check when encountering monotonic code.

#### 19.5.28 NON\_MONOTONIC\_CODE32

```
#define NON_MONOTONIC_CODE32 32
```

Location: `calibrate_clock.h`:62

Number of points to check when encountering monotonic code.

#### 19.5.29 NON\_MONOTONIC\_CODE48

```
#define NON_MONOTONIC_CODE48 48
```

Location: `calibrate_clock.h`:65

Number of points to check when encountering monotonic code.

**19.5.30 MIN\_RCCLK\_24**

```
#define MIN_RCCLK_24 10500000UL
```

Location: calibrate\_clock.h:75

Minimum frequency of 24 MHz oscillator setting worst case.

**19.5.31 MAX\_RCCLK\_24**

```
#define MAX_RCCLK_24 50000000UL
```

Location: calibrate\_clock.h:78

Maximum frequency of 24 MHz oscillator setting worst case.

**19.5.32 RFCLK\_FREQ**

```
#define RFCLK_FREQ 8000000UL
```

Location: calibrate\_clock.h:81

RFCLK frequency measured.

**19.5.33 XTAL48\_ERROR\_LIMIT\_MIN**

```
#define XTAL48_ERROR_LIMIT_MIN MIN\_RCCLK\_24 / RFCLK\_FREQ * ASYNC\_CLK\_PERIODS
```

Location: calibrate\_clock.h:84

MIN = MIN RCCLK / 8 MHz \* 16 ASCC periods.

**19.5.34 XTAL48\_ERROR\_LIMIT\_MAX**

```
#define XTAL48_ERROR_LIMIT_MAX MAX\_RCCLK\_24 / RFCLK\_FREQ * ASYNC\_CLK\_PERIODS
```

Location: calibrate\_clock.h:87

$\text{MAX} = \text{MAX RCCLK} / 8 \text{ MHz} * 16 \text{ ASCC periods.}$

#### 19.5.35 STANDBYCLK\_FREQ

```
#define STANDBYCLK_FREQ 32768U
```

Location: calibrate\_clock.h:90

RFCLK frequency measured.

#### 19.5.36 XTAL32\_ERROR\_LIMIT\_MIN

```
#define XTAL32_ERROR_LIMIT_MIN MIN RCCLK 24 / STANDBYCLK\_FREQ * ASYNC\_CLK\_PERIODS
```

Location: calibrate\_clock.h:93

$\text{MIN} = \text{MIN RCCLK} / 32768 \text{ Hz} * 16 \text{ ASCC periods.}$

#### 19.5.37 XTAL32\_ERROR\_LIMIT\_MAX

```
#define XTAL32_ERROR_LIMIT_MAX MAX RCCLK 24 / STANDBYCLK\_FREQ * ASYNC\_CLK\_PERIODS
```

Location: calibrate\_clock.h:96

$\text{MAX} = \text{MAX RCCLK} / 32768 \text{ Hz} * 16 \text{ ASCC periods.}$

#### 19.5.38 CONVERT\_MHZ\_TO\_CYCLES

```
#define CONVERT_MHZ_TO_CYCLES (((y) * (z)) / (x))
```

Location: calibrate\_clock.h:118

Calculates the number of cycles to be returned by the ASCC. The ASCC returns the number of SYSCLK cycles between n number of periods in the input clock.

Returns:

Number of system clock cycles between n periods of the input clock.

**Example Code for CONVERT\_MHZ\_TO\_CYCLES**

```
// Convert a frequency value in MHz to cycles.
result = CONVERT\_MHZ\_TO\_CYCLES(TARGET\_RC32K, \
                                SystemCoreClock, \
                                ASYNC\_CLK\_PERIODS);
```

**Parameters**

Direction	Name	Description
in	<i>x</i>	The value in MHz that must be converted to a cycle count
in	<i>y</i>	The frequency of the SYSCLK (Hz)
in	<i>z</i>	The number of periods that the ASCC measures.

**19.5.39 LSAD\_STABILIZED\_RANGE**

```
#define LSAD_STABILIZED_RANGE 10
```

Location: calibrate\_power.h:39

LSAD variance in LSBs considered "stable" and not discharging.

**19.5.40 LSAD\_MEASUREMENT\_ERROR**

```
#define LSAD_MEASUREMENT_ERROR 5
```

Location: calibrate\_power.h:43

Set the LSAD measurement error to 5 [mV].

The trim step size is 10 mV so ideally every value 5 mV apart can be reached.

**19.5.41 LSAD\_IF\_MEASUREMENT\_ERROR**

```
#define LSAD_IF_MEASUREMENT_ERROR 13
```

Location: calibrate\_power.h:47

Set the LSAD measurement error to 13 [mV].

The trim step size for VDDIF/FLASH is 25 mV so ideally every value 12.5 mV apart can be reached, rounded up to 13 mV.

#### 19.5.42 LSAD\_NUM\_CHANNELS

```
#define LSAD_NUM_CHANNELS 8
```

Location: calibrate\_power.h:50

Number of LSAD channels in device.

#### 19.5.43 VDDCM\_TARGET\_OFFSET

```
#define VDDCM_TARGET_OFFSET 5
```

Location: calibrate\_power.h:54

Offset the desired target to ensure while calibrating.

We guarantee that we do not go under the desired target voltage

#### 19.5.44 BG\_VTRIM\_0P820V\_BYTE

```
#define BG_VTRIM_0P820V_BYTE ((uint8_t)(0x2AU << ACS_BG_CTRL_VTRIM_BYTE_Pos))
```

Location: calibrate\_power.h:57

Bandgap maximum safe voltage - 1 trim step.

#### 19.5.45 VDDM\_TRIM\_0P95V\_BYTE

```
#define VDDM_TRIM_0P95V_BYTE ((uint8_t)(0x0FU << ACS_VDDM_CTRL_VTRIM_BYTE_Pos))
```

Location: calibrate\_power.h:60

Digital Memories voltage regulator minimum safe voltage to maintain function.

#### 19.5.46 VDDFLASH\_TRIM\_1P500V\_BYTE

```
#define VDDFLASH_TRIM_1P500V_BYTE ((uint8_t) (0x1EU << ACS_VDDM_CTRL_VTRIM_BYTE_Pos))
```

Location: calibrate\_power.h:63

Flash voltage regulator minimum safe voltage to maintain function.

#### 19.5.47 VDDFLASH\_TRIM\_1P850V\_BYTE

```
#define VDDFLASH_TRIM_1P850V_BYTE ((uint8_t) (0x2CU << ACS_VDDM_CTRL_VTRIM_BYTE_Pos))
```

Location: calibrate\_power.h:66

Flash voltage regulator maximum safe voltage.

#### 19.5.48 V\_TO\_MV

```
#define V_TO_MV 1000
```

Location: calibrate\_power.h:69

Factor for converting back and forth from mV to V.

#### 19.5.49 V\_TO\_MV\_F

```
#define V_TO_MV_F 1000.0f
```

Location: calibrate\_power.h:72

Float iteration of factor for converting back and forth from mV to V.

#### 19.5.50 CONVERT

```
#define CONVERT ((uint32_t) ((x * 1000) >> 13))
```

## Montana Firmware Reference

Location: calibrate\_power.h:84

Converts an ADC code to a voltage, calculated as follows  $\text{voltage} = \text{adc\_code} * (2 \text{ V} * 1000 \text{ [mV]} / 1 \text{ V} / 2^{14} \text{ steps.})$

Returns:

The voltage output in mV

### Assumptions

Low frequency mode for the ADC is used, meaning that the resolution of the ADC is 14-bits. CONVERT provides voltage level as a milliVolt value based on the input ADC code.

### Parameters

Direction	Name	Description
in	x	the ADC code input

#### 19.5.51 SWAP

```
#define SWAP ((t) = (a), (a) = (b), (b) = (t))
```

Location: calibrate\_power.h:95

Swap the values in variables a and b.

Returns:

a holds the value previously in b, b holds the value previously in a.

### Parameters



## Montana Firmware Reference

Direction	Name	Description
in	<i>a</i>	holds the value that must go to b
in	<i>b</i>	holds the value that must go to a
in	<i>t</i>	a temporary buffer for the swap

## 19.6 SUPPLEMENTAL CALIBRATION LIBRARY REFERENCE FUNCTION DOCUMENTATION

## 19.6.1 Calibrate\_Clock\_Initialize

```
void Calibrate_Clock_Initialize()
```

Location: calibrate\_clock.h:138

Initialize the system to support the clock calibration, consisting of the 48 MHz XTAL oscillator and RC oscillator.

**Example Code for Calibrate\_Clock\_Initialize**

```
// Initialize the internal oscillator and sets standby clock source to internal
// 32 kHz oscillator.
Calibrate_Clock_Initialize();
```

## 19.6.2 Calibrate\_Clock\_32K\_RCOSC

```
unsigned int Calibrate_Clock_32K_RCOSC(uint32_t target, CalClock_Type * final_
results)
```

Location: calibrate\_clock.h:149

Used to calibrate the 32K RC oscillator to a specified frequency.

Returns:

status code indicating whether the RCOSC calibration has succeeded.

**Assumptions**

[Calibrate\\_Clock\\_Initialize\(\)](#) has been called.

**Example Code for Calibrate\_Clock\_32K\_RCOSC**

```
// Calibrate the interal RC 32768 Hz oscillator.
result = Calibrate\_Clock\_32K\_RCOSC(TARGET\_RC32K, clock_results);
```

**Parameters**

Direction	Name	Description
in	<i>target</i>	Number of cycles required to achieve the desired clock frequency in Hz
in	<i>final_results</i>	Final trim results

**19.6.3 Calibrate\_Clock\_Start\_OSC**

```
unsigned int Calibrate_Clock_Start_OSC(uint32_t target, CalClock\_Type * final_results)
```

Location: calibrate\_clock.h:162

Used to calibrate the startup oscillator to a specified frequency.

Returns:

Status code indicating whether the clock calibration has succeeded.

**Assumptions**

[Calibrate\\_Clock\\_Initialize\(\)](#) has been called.

**Assumptions**

## Montana Firmware Reference

Standby clock (XTAL32) has been calibrated as close to 32768Hz as possible.

### Assumptions

Sets SYSCLK to the RCCLK, not recommended to use while Blue Low Energy is active.

#### Example Code for Calibrate\_Clock\_Start\_OSC

```
// Calibrate the interal RC start oscillator to 12 MHz.
result = Calibrate_Clock_Start_OSC(TARGET_RC12, clock_results);
```

### Parameters

Direction	Name	Description
in	<i>target</i>	desired clock frequency in kHz
in	<i>final_results</i>	Final trim results

#### 19.6.4 Calibrate\_Clock\_CheckXTAL

```
uint32_t Calibrate_Clock_CheckXTAL(uint32_t xtal, uint32_t gpio)
```

Location: calibrate\_clock.h:174

Used to determine if the specified crystal can oscillate correctly.

Returns:

Status code indicating whether the selected crystal is oscillating correctly. 1 indicates success, 0 indicates failure.

### Assumptions

Sets SYSCLK to the RCCLK, not recommended to use while Blue Low Energy is active.

## Montana Firmware Reference

**Example Code for Calibrate\_Clock\_CheckXTAL**

```
// Check that the 48MHz crystal is oscillating correctly.
result = Calibrate\_Clock\_CheckXTAL(XTAL_48M, GPIO1);
```

**Parameters**

Direction	Name	Description
in	<i>xtal</i>	The desired crystal to be checked, use XTAL_[48M   32K]HZ
in	<i>gpio</i>	GPIO that the selected clock will be output on

**19.6.5 Calibrate\_Power\_Initialize**

```
void Calibrate_Power_Initialize()
```

Location: calibrate\_power.h:122

Initialize the system to support power supply calibration.

1. Changes settings in all power supply control registers to their default values.
2. Sets the system clock source to RFCLK/3 (16 MHz).
3. Configures the ADC to enable measurement at 625 Hz

**Assumptions**

VBAT must be equal to 1.5V if calibrating bandgap.

**Example Code for Calibrate\_Power\_Initialize**

```
// Initialize LSAD for measuring voltage rails, turn off automatic compensatio
n
Calibrate\_Power\_Initialize();
```

**19.6.6 Calibrate\_Power\_VDDRF**

```
unsigned int Calibrate_Power_VDDRF(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower\_Type * final_trim)
```

**Montana Firmware Reference**

Location: `calibrate_power.h:137`

Calibrate the radio front-end power supply (VDDRF).

Returns:

Status code indicating whether the calibration has succeeded

**Assumptions**

VBG has been calibrated.

**Assumptions**

[Calibrate Power Initialize\(\)](#) has been called.

**Assumptions**

VCC is sufficiently high to trim VDDRF to the desired value. This is because VCC supplies VDDRF.

**Example Code for Calibrate\_Power\_VDDRF**

```
// Calibrate VDDRF to 1100 mV.  
result = Calibrate Power VDDRF(LSAD_CALIB_CHANNEL,  
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),  
    TARGET\_VDDRF\_1100,  
    pwr_results);
```

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

**19.6.7 Calibrate\_Power\_VDDIF**

```
unsigned int Calibrate_Power_VDDIF(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower\_Type * final_trim)
```

Location: calibrate\_power.h:155

Calibrate the interfaces power supply (VDDIF).

Returns:

Status code indicating whether the calibration has succeeded

**Assumptions**

VBG has been calibrated.

**Assumptions**

[Calibrate\\_Power\\_Initialize\(\)](#) has been called.

**Assumptions**

VDDCP is sufficiently high to trim VDDIF to the desired value. This is because VDDCP supplies VDDIF.

## Montana Firmware Reference

**Example Code for Calibrate\_Power\_VDDIF**

```
// Calibrate VDDIF to 1800 mV.
result = Calibrate_Power_VDDIF(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET_VDDIF_1800,
    pwr_results);
```

**Parameters**

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

**19.6.8 Calibrate\_Power\_VDDFLASH**

```
unsigned int Calibrate_Power_VDDFLASH(unsigned int adc_num, const volatile
uint32_t * adc_ptr, uint32_t target, CalPower_Type * final_trim)
```

Location: calibrate\_power.h:173

Calibrate the flash power supply (VDDFLASH).

Returns:

Status code indicating whether the calibration has succeeded

**Assumptions**

VBG has been calibrated.

**Assumptions**

[Calibrate\\_Power\\_Initialize\(\)](#) has been called.

## Montana Firmware Reference

## Assumptions

VDDCP is sufficiently high to trim VDDFLASH to the desired value. This is because VDDCP supplies VDDFLASH.

**Example Code for Calibrate\_Power\_VDDFLASH**

```
// Calibrate VDDFLASH to 1600 mV.
result = Calibrate_Power_VDDFLASH(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET_VDDFLASH_1600,
    pwr_results);
```

## Parameters

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

**19.6.9 Calibrate\_Power\_VDDPA**

```
unsigned int Calibrate_Power_VDDPA(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower_Type * final_trim)
```

Location: calibrate\_power.h:189

Calibrate the radio power amplifier power supply (VDDPA).

Returns:

Status code indicating whether the calibration has succeeded

## Assumptions



## Montana Firmware Reference

VBG has been calibrated.

### Assumptions

[Calibrate Power Initialize\(\)](#) has been called.

#### Example Code for Calibrate\_Power\_VDDPA

```
// Calibrate VDDPA to 1600 mV.
result = Calibrate Power VDDPA(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET VDDPA 1600,
    pwr_results);
```

### Parameters

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

#### 19.6.10 Calibrate\_Power\_DCDC

```
unsigned int Calibrate_Power_DCDC(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower\_Type * final_trim)
```

Location: calibrate\_power.h:207

Calibrate the DC-DC converter (DCDC).

Returns:

Status code indicating whether the calibration has succeeded

## Montana Firmware Reference

**Assumptions**

VBG has been calibrated.

**Assumptions**

User is responsible for selecting LDO or BUCK mode for the DCDC converter

**Assumptions**

[Calibrate\\_Power\\_Initialize\(\)](#) has been called.

**Example Code for Calibrate\_Power\_DCDC**

```
// Calibrate DCDC to 1200 mV.
result = Calibrate\_Power\_DCDC(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET\_DCDC\_1200,
    pwr_results);
```

**Parameters**

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

**19.6.11 Calibrate\_Power\_VDDC**

```
unsigned int Calibrate_Power_VDDC(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower\_Type * final_trim)
```

Location: calibrate\_power.h:223

## Montana Firmware Reference

Calibrate the digital core voltage power supply (VDDC).

Returns:

Status code indicating whether the calibration has succeeded

### Assumptions

VBG has been calibrated.

### Assumptions

[Calibrate Power Initialize\(\)](#) has been called.

#### Example Code for Calibrate\_Power\_VDDC

```
// Calibrate VDDC to 1150 mV.
result = Calibrate Power VDDC(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET VDDC 1150,
    pwr_results);
```

### Parameters

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

#### 19.6.12 Calibrate\_Power\_VDDM

```
unsigned int Calibrate_Power_VDDM(unsigned int adc_num, const volatile uint32_t
* adc_ptr, uint32_t target, CalPower\_Type * final_trim)
```

## Montana Firmware Reference

Location: calibrate\_power.h:239

Calibrate the digital memory voltage (VDDM)

Returns:

Status code indicating whether the calibration has succeeded

### Assumptions

VBG has been calibrated.

### Assumptions

[Calibrate Power Initialize\(\)](#) has been called.

#### Example Code for Calibrate\_Power\_VDDM

```
// Calibrate VDDM to 1150 mV.
result = Calibrate_Power_VDDM(LSAD_CALIB_CHANNEL,
    &(LSAD->DATA_TRIM_CH[LSAD_CALIB_CHANNEL]),
    TARGET_VDDM_1150,
    pwr_results);
```

### Parameters

Direction	Name	Description
in	<i>adc_num</i>	ADC channel number [0-7]
in	<i>adc_ptr</i>	Pointer to the ADC data register
in	<i>target</i>	Target voltage readback [10*mV]
out	<i>final_trim</i>	Result of calibration, trim setting & voltage (mV)

# CHAPTER 20

## CMSIS Drivers Reference

---

CMSIS Drivers Reference.

### 20.1 SUMMARY

#### Typedefs

- [ARM\\_DRIVER\\_VERSION](#) : Driver Version.
- [ARM\\_POWER\\_STATE](#) : General power states.

#### Data Structures

- [ARM\\_DRIVER\\_VERSION](#) : Driver Version.

#### Enumerations

- [ARM\\_POWER\\_STATE](#) : General power states.

#### Macros

- [ARM\\_DRIVER\\_VERSION\\_MAJOR\\_MINOR](#) : Driver API Version.
- [ARM\\_DRIVER\\_OK](#) : Operation succeeded.
- [ARM\\_DRIVER\\_ERROR](#) : Unspecified error.
- [ARM\\_DRIVER\\_ERROR\\_BUSY](#) : Driver is busy.
- [ARM\\_DRIVER\\_ERROR\\_TIMEOUT](#) : Timeout occurred.
- [ARM\\_DRIVER\\_ERROR\\_UNSUPPORTED](#) : Operation not supported.
- [ARM\\_DRIVER\\_ERROR\\_PARAMETER](#) : Parameter error.
- [ARM\\_DRIVER\\_ERROR\\_SPECIFIC](#) : Start of driver specific errors.

### 20.2 CMSIS DRIVERS REFERENCE TYPEDEF DOCUMENTATION

#### 20.2.1 ARM\_DRIVER\_VERSION

```
typedef struct ARM\_DRIVER\_VERSION ARM_DRIVER_VERSION
```

Location: Driver\_Common.h:62

Driver Version.

### 20.2.2 ARM\_POWER\_STATE

typedef enum [ARM\\_POWER\\_STATE](#) ARM\_POWER\_STATE

Location: Driver\_Common.h:80

General power states.

## 20.3 CMSIS DRIVERS REFERENCE DATA STRUCTURES TYPE DOCUMENTATION

### 20.3.1 \_ARM\_DRIVER\_VERSION

Location: Driver\_Common.h:59

Driver Version.

#### Data Fields

Type	Name	Description
uint16_t	<i>api</i>	API version.
uint16_t	<i>drv</i>	Driver version.

## 20.4 CMSIS DRIVERS REFERENCE ENUMERATION TYPE DOCUMENTATION

### 20.4.1 \_ARM\_POWER\_STATE

Location: Driver\_Common.h:76

General power states.

#### Members

- ARM\_POWER\_OFF

Power off: No operation possible.

- ARM\_POWER\_LOW

Low Power mode: Retain state, detect and signal wake-up events.

- ARM\_POWER\_FULL

Power on: Full operation at maximum performance.

## 20.5 CMSIS DRIVERS REFERENCE MACRO DEFINITION DOCUMENTATION

### 20.5.1 ARM\_DRIVER\_VERSION\_MAJOR\_MINOR

```
#define ARM_DRIVER_VERSION_MAJOR_MINOR (((major) << 8) | (minor))
```

Location: Driver\_Common.h:54

Driver API Version.

### 20.5.2 ARM\_DRIVER\_OK

```
#define ARM_DRIVER_OK 0
```

Location: Driver\_Common.h:65

Operation succeeded.

General return codes

### 20.5.3 ARM\_DRIVER\_ERROR

```
#define ARM_DRIVER_ERROR -1
```

Location: Driver\_Common.h:66

Unspecified error.

#### 20.5.4 ARM\_DRIVER\_ERROR\_BUSY

```
#define ARM_DRIVER_ERROR_BUSY -2
```

Location: Driver\_Common.h:67

Driver is busy.

#### 20.5.5 ARM\_DRIVER\_ERROR\_TIMEOUT

```
#define ARM_DRIVER_ERROR_TIMEOUT -3
```

Location: Driver\_Common.h:68

Timeout occurred.

#### 20.5.6 ARM\_DRIVER\_ERROR\_UNSUPPORTED

```
#define ARM_DRIVER_ERROR_UNSUPPORTED -4
```

Location: Driver\_Common.h:69

Operation not supported.

#### 20.5.7 ARM\_DRIVER\_ERROR\_PARAMETER

```
#define ARM_DRIVER_ERROR_PARAMETER -5
```

Location: Driver\_Common.h:70

Parameter error.



## Montana Firmware Reference

## 20.5.8 ARM\_DRIVER\_ERROR\_SPECIFIC

```
#define ARM_DRIVER_ERROR_SPECIFIC -6
```

Location: Driver\_Common.h:71

Start of driver specific errors.

## 20.6 CMSIS DMA DRIVER

CMSIS DMA Driver Reference.

## 20.6.1 Summary

## Typedefs

- [DMA\\_SEL t](#) : Selects the DMA channel.
- [DMA\\_TRG t](#) : Selects the DMA src/dst target interface.
- [DMA\\_SRC\\_STEP t](#) : Selects the step size increment to the DMA channel source address.
- [DMA\\_DST\\_STEP t](#) : Selects the step size increment to the DMA channel destination address.
- [DMA\\_SRC\\_DST\\_TRANS LENGHT SEL t](#) : Selects whether the transfer length counter depends on either the source word counts or the destination word count.
- [DMA\\_DATA\\_MODE t](#) : Selects how often data is transferred.
- [DMA\\_BYTE\\_ORDER t](#) : Selects the order of the data bytes.
- [DMA\\_WORD\\_SIZE t](#) : Selects the src/dst data word size.
- [DMA\\_CH\\_PRI t](#) : Selects priority of DMA channels.
- [ADC\\_EVENT\\_SRC t](#) : Selects DMA interrupt channel source.
- [DMA\\_SignalEvent t](#) : Pointer to [DMA\\_SignalEvent](#) : Signal Timer event.
- [DMA\\_CFG t](#) : DMA channel configuration.
- [DMA\\_ADDR\\_CFG t](#) : DMA src/dst address configuration.
- [DMA\\_PRI\\_CFG t](#) : DMA interrupt priority configuration.
- [DMA\\_STATUS t](#) : DMA status.
- [DRIVER\\_DMA t](#) : Access structure of the DMA Driver.

## Data Structures

- [DMA\\_CFG t](#) : DMA channel configuration.
- [DMA\\_ADDR\\_CFG t](#) : DMA src/dst address configuration.
- [DMA\\_PRI\\_CFG t](#) : DMA interrupt priority configuration.
- [DMA\\_STATUS t](#) : DMA status.
- [DRIVER\\_DMA t](#) : Access structure of the DMA Driver.

## Enumerations

## Montana Firmware Reference

- [DMA\\_SEL\\_t](#) : Selects the DMA channel.
- [DMA\\_TRG\\_t](#) : Selects the DMA src/dst target interface.
- [DMA\\_SRC\\_STEP\\_t](#) : Selects the step size increment to the DMA channel source address.
- [DMA\\_DST\\_STEP\\_t](#) : Selects the step size increment to the DMA channel destination address.
- [DMA\\_SRC\\_DST\\_TRANS\\_LENHT\\_SEL\\_t](#) : Selects whether the transfer length counter depends on either the source word counts or the destination word count.
- [DMA\\_DATA\\_MODE\\_t](#) : Selects how often data is transferred.
- [DMA\\_BYTE\\_ORDER\\_t](#) : Selects the order of the data bytes.
- [DMA\\_WORD\\_SIZE\\_t](#) : Selects the src/dst data word size.
- [DMA\\_CH\\_PRI\\_t](#) : Selects priority of DMA channels.
- [ADC\\_EVENT\\_SRC\\_t](#) : Selects DMA interrupt channel source.

### Macros

- [ARM\\_DMA\\_API\\_VERSION](#) : DMA API version.
- [DMA\\_ERROR\\_UNCONFIGURED](#) : DMA channel has not been configured yet.

### Functions

- [DMA\\_GetVersion](#) : Get driver version.
- [DMA\\_Initialize](#) : Initialize DMA driver with default configuration.
- [DMA\\_Configure](#) : Configure particular DMA channel.
- [DMA\\_ConfigureWord](#) : Configure particular DMA channel.
- [DMA\\_ConfigureAddr](#) : Configure DMA channel source and destination addresses.
- [DMA\\_SetInterruptPriority](#) : Configure the DMA interrupt priority.
- [DMA\\_CreateConfigWord](#) : Create DMA channel configuration word.
- [DMA\\_SetConfigWord](#) : Quickly updates the DMA channel configuration.
- [DMA\\_Start](#) : Starts the DMA transfer.
- [DMA\\_Stop](#) : Stops the DMA transfer.
- [DMA\\_GetCounterValue](#) : Returns the current counter value of DMA channel.
- [DMA\\_GetStatus](#) : Returns the DMA channel status. Clears the status register on read.
- [DMA\\_SignalEvent](#) : Signal DMA events.

## 20.6.2 CMSIS DMA Driver Typedef Documentation

### 20.6.2.1 DMA\_SEL\_t

```
typedef enum DMA\_SEL\_t DMA_SEL_t
```

Location: Driver\_DMA.h:49

Selects the DMA channel.

**20.6.2.2 DMA\_TRG\_t**

```
typedef enum DMA\_TRG\_t DMA_TRG_t
```

Location: Driver\_DMA.h:63

Selects the DMA src/dst target interface.

**20.6.2.3 DMA\_SRC\_STEP\_t**

```
typedef enum DMA\_SRC\_STEP\_t DMA_SRC_STEP_t
```

Location: Driver\_DMA.h:85

Selects the step size increment to the DMA channel source address.

**20.6.2.4 DMA\_DST\_STEP\_t**

```
typedef enum DMA\_DST\_STEP\_t DMA_DST_STEP_t
```

Location: Driver\_DMA.h:107

Selects the step size increment to the DMA channel destination address.

**20.6.2.5 DMA\_SRC\_DST\_TRANS LENGHT\_SEL\_t**

```
typedef enum DMA\_SRC\_DST\_TRANS LENGHT\_SEL\_t DMA_SRC_DST_TRANS_LENGHT_SEL_t
```

Location: Driver\_DMA.h:116

Selects whether the transfer length counter depends on either the source word counts or the destination word count.

**20.6.2.6 DMA\_DATA\_MODE\_t**

```
typedef enum DMA\_DATA\_MODE\_t DMA_DATA_MODE_t
```

Location: Driver\_DMA.h:124

Selects how often data is transferred.

**20.6.2.7 DMA\_BYTE\_ORDER\_t**

```
typedef enum DMA\_BYTE\_ORDER\_t DMA_BYTE_ORDER_t
```

Location: Driver\_DMA.h:132

Selects the order of the data bytes.

**20.6.2.8 DMA\_WORD\_SIZE\_t**

```
typedef enum DMA\_WORD\_SIZE\_t DMA_WORD_SIZE_t
```

Location: Driver\_DMA.h:161

Selects the src/dst data word size.

**20.6.2.9 DMA\_CH\_PRI\_t**

```
typedef enum DMA\_CH\_PRI\_t DMA_CH_PRI_t
```

Location: Driver\_DMA.h:171

Selects priority of DMA channels.

**20.6.2.10 ADC\_EVENT\_SRC\_t**

```
typedef enum ADC\_EVENT\_SRC\_t ADC_EVENT_SRC_t
```

Location: Driver\_DMA.h:181

Selects DMA interrupt channel source.

**20.6.2.11 DMA\_SignalEvent\_t**

```
typedef void(* DMA_SignalEvent_t
```

Location: Driver\_DMA.h:261

Pointer to [DMA\\_SignalEvent](#) : Signal Timer event.

#### 20.6.2.12 DMA\_CFG\_t

```
typedef struct DMA\_CFG\_t DMA_CFG_t
```

Location: Driver\_DMA.h:275

DMA channel configuration.

#### 20.6.2.13 DMA\_ADDR\_CFG\_t

```
typedef struct DMA\_ADDR\_CFG\_t DMA_ADDR_CFG_t
```

Location: Driver\_DMA.h:286

DMA src/dst address configuration.

#### 20.6.2.14 DMA\_PRI\_CFG\_t

```
typedef struct DMA\_PRI\_CFG\_t DMA_PRI_CFG_t
```

Location: Driver\_DMA.h:297

DMA interrupt priority configuration.

#### 20.6.2.15 DMA\_STATUS\_t

```
typedef struct DMA\_STATUS\_t DMA_STATUS_t
```

Location: Driver\_DMA.h:309

DMA status.

#### 20.6.2.16 DRIVER\_DMA\_t

```
typedef struct DRIVER\_DMA\_t DRIVER_DMA_t
```

Location: Driver\_DMA.h:329

Access structure of the DMA Driver.

### 20.6.3 CMSIS DMA Driver Data Structures Type Documentation

#### 20.6.3.1 \_DMA\_CFG\_t

Location: Driver\_DMA.h:266

DMA channel configuration.

##### Data Fields

Type	Name	Description
<a href="#">DMA_TRG_t</a>	<i>src_sel</i>	DMA source target.
<a href="#">DMA_SRC_STEP_t</a>	<i>src_step</i>	Source step mode.
<a href="#">DMA_WORD_SIZE_t</a>	<i>word_size</i>	Source word size.
<a href="#">DMA_TRG_t</a>	<i>dst_sel</i>	DMA destination target.
<a href="#">DMA_DST_STEP_t</a>	<i>dst_step</i>	Destination step mode.
<a href="#">DMA_CH_PRI_t</a>	<i>ch_priority</i>	Channel priority.
uint32_t	<i>__pad0__</i>	Reserved.

#### 20.6.3.2 \_DMA\_ADDR\_CFG\_t

Location: Driver\_DMA.h:280

DMA src/dst address configuration.

##### Data Fields

## Montana Firmware Reference

Type	Name	Description
const void *	<i>src_addr</i>	Source address.
const void *	<i>dst_addr</i>	Destination address.
uint32_t	<i>counter_len</i>	Value which when reached triggers the counter event.
uint32_t	<i>transfer_len</i>	DMA transfer length.

**20.6.3.3 \_DMA\_PRI\_CFG\_t**

Location: Driver\_DMA.h:291

DMA interrupt priority configuration.

**Data Fields**

Type	Name	Description
uint32_t	<i>preempt_pri</i>	Preempt priority.
uint32_t	<i>__pad0__</i>	Reserved.
uint32_t	<i>subgrp_pri</i>	Subgroup priority.
uint32_t	<i>__pad1__</i>	Reserved.

**20.6.3.4 \_DMA\_STATUS\_t**

Location: Driver\_DMA.h:302

DMA status.

**Data Fields**

Type	Name	Description
uint32_t	<i>active</i>	Transfer was started.
uint32_t	<i>completed</i>	Transfer was completed.

## Montana Firmware Reference

uint32_t	<i>counter_reached</i>	Counter value was reached.
uint32_t	<i>buffer_fill_lvl</i>	Error occurred.
uint32_t	<i>__pad0__</i>	Reserved.

## 20.6.3.5 \_DRIVER\_DMA\_t

Location: Driver\_DMA.h:314

Access structure of the DMA Driver.

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">DMA_GetVersion</a> : Get driver version.
int32_t (*)	<i>Initialize</i> )(DMA_SignalEvent_t cb_event)	Pointer to <a href="#">DMA_Initialize</a> : Initialize DMA driver.
int32_t (*)	<i>Configure</i> )(DMA_SEL_t sel, const DMA_CFG_t *cfg, DMA_SignalEvent_t cb)	Pointer to <a href="#">DMA_Configure</a> : Configure DMA channel.
int32_t (*)	<i>ConfigureWord</i> )(DMA_SEL_t sel, uint32_t cfg, DMA_SignalEvent_t cb)	Pointer to <a href="#">DMA_ConfigureWord</a> : Configure DMA channel.
int32_t (*)	<i>ConfigureAddr</i> )(DMA_SEL_t sel, const DMA_ADDR_CFG_t *pri)	Pointer to <a href="#">DMA_ConfigureAddr</a> : Configure DMA interrupt priority.
int32_t (*)	<i>SetInterruptPriority</i> )(DMA_SEL_t sel, const DMA_PRI_CFG_t *pri)	Pointer to <a href="#">DMA_SetInterruptPriority</a> : Configure DMA interrupt priority.
uint32_t (*)	<i>CreateConfigWord</i> )(const DMA_CFG_t *cfg)	Pointer to <a href="#">DMA_CreateConfigWord</a> : Create DMA channel configuration word.
void (*)	<i>SetConfigWord</i> )(DMA_SEL_t sel, uint32_t cfg)	Pointer to <a href="#">DMA_SetConfigWord</a> : Quickly update DMA channel configuration word.



## Montana Firmware Reference

<code>int32_t (*)</code>	<code>Start)(DMA_SEL_t sel)</code>	Pointer to <a href="#">DMA_Start</a> : Start DMA transfer.
<code>int32_t (*)</code>	<code>Stop)(DMA_SEL_t sel)</code>	Pointer to <a href="#">DMA_Stop</a> : Stop DMA transfer.
<code>uint32_t (*)</code>	<code>GetCounterValue)(DMA_SEL_t sel)</code>	Pointer to <a href="#">DMA_GetCounterValue</a> : Get the current channel transfer counter.
<a href="#">DMA_STATUS_t</a> (*)	<code>GetStatus)(DMA_SEL_t sel)</code>	Pointer to <a href="#">DMA_GetStatus</a> : Returns DMA channel status.

## 20.6.4 CMSIS DMA Driver Enumeration Type Documentation

## 20.6.4.1 \_DMA\_SEL\_t

Location: Driver\_DMA.h:44

Selects the DMA channel.

## Members

- `DMA_CH_0 = 0`

DMA channel 0.

- `DMA_CH_1 = 1`

DMA channel 1.

- `DMA_CH_2 = 2`

DMA channel 2.

- `DMA_CH_3 = 3`

DMA channel 3.

#### 20.6.4.2 \_DMA\_TRG\_t

Location: Driver\_DMA.h:54

Selects the DMA src/dst target interface.

##### Members

- DMA\_TRG\_MEM = 0
- DMA\_TRG\_SPI0 = 1

Source / destination target = SPI0.

- DMA\_TRG\_SPI1 = 2

Source / destination target = SPI1.

- DMA\_TRG\_I2C0 = 3

Source / destination target = I2C0.

- DMA\_TRG\_I2C1 = 4

Source / destination target = I2C1.

- DMA\_TRG\_UART = 5

Source / destination target = UART.

- DMA\_TRG\_PCM = 6

Source / destination target = PCM.

- `DMA_TRG_TOF = 7`

Source / destination target = TOF.

#### 20.6.4.3 `_DMA_SRC_STEP_t`

Location: `Driver_DMA.h:68`

Selects the step size increment to the DMA channel source address.

##### Members

- `DMA_CFG0_SRC_ADDR_STATIC = 0x00`

Do not increment the source address used by DMA channel.

- `DMA_CFG0_SRC_ADDR_INCR_1 = 0x01`

Set the step size of DMA channel source address to 1.

- `DMA_CFG0_SRC_ADDR_INCR_2 = 0x02`

Set the step size of DMA channel source address to 2.

- `DMA_CFG0_SRC_ADDR_INCR_3 = 0x03`

Set the step size of DMA channel source address to 3.

- `DMA_CFG0_SRC_ADDR_INCR_4 = 0x04`

Set the step size of DMA channel source address to 4.

- `DMA_CFG0_SRC_ADDR_INCR_5 = 0x05`

Set the step size of DMA channel source address to 5.

- `DMA_CFG0_SRC_ADDR_INCR_6 = 0x06`

Set the step size of DMA channel source address to 6.

- `DMA_CFG0_SRC_ADDR_INCR_7 = 0x07`

Set the step size of DMA channel source address to 7.

- `DMA_CFG0_SRC_ADDR_DECR_8 = 0x08`

Set the step size of DMA channel source address to negative 8.

- `DMA_CFG0_SRC_ADDR_DECR_7 = 0x09`

Set the step size of DMA channel source address to negative 7.

- `DMA_CFG0_SRC_ADDR_DECR_6 = 0x0A`

Set the step size of DMA channel source address to negative 6.

- `DMA_CFG0_SRC_ADDR_DECR_5 = 0x0B`

Set the step size of DMA channel source address to negative 5.

- `DMA_CFG0_SRC_ADDR_DECR_4 = 0x0C`

Set the step size of DMA channel source address to negative 4.

- `DMA_CFG0_SRC_ADDR_DECR_3 = 0x0D`

Set the step size of DMA channel source address to negative 3.

- `DMA_CFG0_SRC_ADDR_DECR_2 = 0x0E`

Set the step size of DMA channel source address to negative 2.

- `DMA_CFG0_SRC_ADDR_DECR_1 = 0x0F`

Set the step size of DMA channel source address to negative 1.

#### 20.6.4.4 \_DMA\_DST\_STEP\_t

Location: Driver\_DMA.h:90

Selects the step size increment to the DMA channel destination address.

##### Members

- `DMA_CFG0_DEST_ADDR_STATIC = 0x00`

Do not increment the destination address used by DMA channel.

- `DMA_CFG0_DEST_ADDR_INCR_1 = 0x01`

Set the step size of DMA channel destination address to 1.

- `DMA_CFG0_DEST_ADDR_INCR_2 = 0x02`

Set the step size of DMA channel destination address to 2.

- `DMA_CFG0_DEST_ADDR_INCR_3 = 0x03`

Set the step size of DMA channel destination address to 3.

- `DMA_CFG0_DEST_ADDR_INCR_4 = 0x04`

Set the step size of DMA channel destination address to 4.

- `DMA_CFG0_DEST_ADDR_INCR_5 = 0x05`

Set the step size of DMA channel destination address to 5.

- `DMA_CFG0_DEST_ADDR_INCR_6 = 0x06`

Set the step size of DMA channel destination address to 6.

- `DMA_CFG0_DEST_ADDR_INCR_7 = 0x07`

Set the step size of DMA channel destination address to 7.

- `DMA_CFG0_DEST_ADDR_DECR_8 = 0x08`

Set the step size of DMA channel destination address to negative 8.

- `DMA_CFG0_DEST_ADDR_DECR_7 = 0x09`

Set the step size of DMA channel destination address to negative 7.

- `DMA_CFG0_DEST_ADDR_DECR_6 = 0x0A`

Set the step size of DMA channel destination address to negative 6.

- `DMA_CFG0_DEST_ADDR_DECR_5 = 0x0B`

Set the step size of DMA channel destination address to negative 5.

- `DMA_CFG0_DEST_ADDR_DECR_4 = 0x0C`

Set the step size of DMA channel destination address to negative 4.

- `DMA_CFG0_DEST_ADDR_DECR_3 = 0x0D`

Set the step size of DMA channel destination address to negative 3.

- `DMA_CFG0_DEST_ADDR_DECR_2 = 0x0E`

Set the step size of DMA channel destination address to negative 2.

- `DMA_CFG0_DEST_ADDR_DECR_1 = 0x0F`

Set the step size of DMA channel destination address to negative 1.

#### 20.6.4.5 `_DMA_SRC_DST_TRANS_LENGTH_SEL_t`

Location: `Driver_DMA.h`:112

Selects whether the transfer length counter depends on either the source word counts or the destination word count.

#### Members



- `DMA_CFG0_DEST_TRANS_LENGTH_SEL = 0x00`

Transfer length counter depends on the destination word count.

- `DMA_CFG0_SRC_TRANS_LENGTH_SEL = 0x01`

Transfer length counter depends on the size word count.

#### 20.6.4.6 `_DMA_DATA_MODE_t`

Location: `Driver_DMA.h`:121

Selects how often data is transferred.

##### Members

- `DMA_REPEAT = 0x0U`

Data to be transfered repeatedly.

- `DMA_SINGLE = 0x1U`

Single data transfer.

#### 20.6.4.7 \_DMA\_BYTE\_ORDER\_t

Location: Driver\_DMA.h:129

Selects the order of the data bytes.

##### Members

- `DMA_ENDIANNES_LITTLE = 0x0U`

Little endian to be used.

- `DMA_ENDIANNES_BIG = 0x1U`

Big endian to be used.

#### 20.6.4.8 \_DMA\_WORD\_SIZE\_t

Location: Driver\_DMA.h:137

Selects the src/dst data word size.

##### Members

- `DMA_CFG0_DEST_WORD_SIZE_32BITS_TO_32BITS = 0x00`

Source data uses 32-bit word and destination data uses 32-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_32BITS_TO_4BITS = 0x01`

Source data uses 32-bit word and destination data uses 4-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_32BITS_TO_8BITS = 0x02`

Source data uses 32-bit word and destination data uses 8-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_32BITS_TO_16BITS = 0x04`

Source data uses 32-bit word and destination data uses 16-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_4BITS_TO_32BITS = 0x08`

Source data uses 4-bit word and destination data uses 32-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_4BITS_TO_4BITS = 0x09`

Source data uses 4-bit word and destination data uses 4-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_4BITS_TO_8BITS = 0x0A`

Source data uses 4-bit word and destination data uses 8-bit word.

## Montana Firmware Reference

- `DMA_CFG0_DEST_WORD_SIZE_4BITS_TO_16BITS = 0x0C`

Source data uses 4-bit word and destination data uses 16-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_4BITS_TO_24BITS = 0x0E`

Source data uses 4-bit word and destination data uses 24-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_8BITS_TO_32BITS = 0x10`

Source data uses 8-bit word and destination data uses 32-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_8BITS_TO_4BITS = 0x11`

Source data uses 8-bit word and destination data uses 4-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_8BITS_TO_8BITS = 0x12`

Source data uses 8-bit word and destination data uses 8-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_8BITS_TO_16BITS = 0x14`

## Montana Firmware Reference

Source data uses 8-bit word and destination data uses 16-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_8BITS_TO_24BITS = 0x16`

Source data uses 8-bit word and destination data uses 24-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_16BITS_TO_32BITS = 0x20`

Source data uses 16-bit word and destination data uses 32-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_16BITS_TO_4BITS = 0x21`

Source data uses 16-bit word and destination data uses 4-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_16BITS_TO_8BITS = 0x22`

Source data uses 16-bit word and destination data uses 8-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_16BITS_TO_16BITS = 0x24`

Source data uses 16-bit word and destination data uses 16-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_16BITS_TO_24BITS = 0x26`

Source data uses 16-bit word and destination data uses 24-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_24BITS_TO_4BITS = 0x31`

Source data uses 24-bit word and destination data uses 4-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_24BITS_TO_8BITS = 0x32`

Source data uses 24-bit word and destination data uses 8-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_24BITS_TO_16BITS = 0x34`

Source data uses 24-bit word and destination data uses 16-bit word.

- `DMA_CFG0_DEST_WORD_SIZE_24BITS_TO_24BITS = 0x36`

Source data uses 24-bit word and destination data uses 24-bit word.

#### 20.6.4.9 `_DMA_CH_PRI_t`

Location: `Driver_DMA.h`:166

Selects priority of DMA channels.

#### Members

- `DMA_CH_PRI_0 = 0x0U`

Channel priority = 0.

- `DMA_CH_PRI_1 = 0x1U`

Channel priority = 1.

- `DMA_CH_PRI_2 = 0x2U`

Channel priority = 2.

- `DMA_CH_PRI_3 = 0x3U`

Channel priority = 3.

#### 20.6.4.10 `_ADC_EVENT_SRC_t`

Location: `Driver_DMA.h`:176

Selects DMA interrupt channel source.

#### Members

- `DMA_DMA0_EVENT = 1 << DMA_CH_0`

DMA channel 0 event.

- `DMA_DMA1_EVENT = 1 << DMA_CH_1`

DMA channel 1 event.

- `DMA_DMA2_EVENT = 1 << DMA_CH_2`

DMA channel 2 event.

- `DMA_DMA3_EVENT = 1 << DMA_CH_3`

DMA channel 3 event.

## 20.6.5 CMSIS DMA Driver Macro Definition Documentation

### 20.6.5.1 ARM\_DMA\_API\_VERSION

```
#define ARM_DMA_API_VERSION ARM\_DRIVER\_VERSION MAJOR MINOR(1,0)
```

Location: Driver\_DMA.h:37

DMA API version.

### 20.6.5.2 DMA\_ERROR\_UNCONFIGURED

```
#define DMA_ERROR_UNCONFIGURED (ARM\_DRIVER\_ERROR\_SPECIFIC - 1)
```

Location: Driver\_DMA.h:184

DMA channel has not been configured yet.

## 20.6.6 CMSIS DMA Driver Function Documentation

### 20.6.6.1 DMA\_GetVersion

```
ARM\_DRIVER\_VERSION DMA_GetVersion()
```

Location: Driver\_DMA.c:21

Get driver version.



Returns:

[ARM DRIVER VERSION](#)

#### 20.6.6.2 DMA\_Initialize

```
int32_t DMA_Initialize()
```

Location: Driver\_DMA.c:22

Initialize DMA driver with default configuration.

Returns:

[execution status](#)

#### 20.6.6.3 DMA\_Configure

```
int32_t DMA_Configure(DMA\_SEL\_t sel, const DMA\_CFG\_t * cfg, DMA\_SignalEvent\_t cb)
```

Location: Driver\_DMA.c:23

Configure particular DMA channel.

Returns:

[execution status](#)

#### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>sel</i>	DMA channel to be configured ( <a href="#">DMA_SEL_t</a> )
in	<i>cfg</i>	Pointer to <a href="#">DMA_CFG_t</a>
in	<i>cb</i>	Pointer to <a href="#">DMA_SignalEvent_t</a>

**20.6.6.4 DMA\_ConfigureWord**

```
int32_t DMA_ConfigureWord(DMA\_SEL\_t sel, uint32_t cfg, DMA\_SignalEvent\_t cb)
```

Location: Driver\_DMA.c:24

Configure particular DMA channel.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	DMA channel to be configured ( <a href="#">DMA_SEL_t</a> )
in	<i>cfg</i>	Configuration word
in	<i>cb</i>	Pointer to <a href="#">DMA_SignalEvent_t</a>

**20.6.6.5 DMA\_ConfigureAddr**

```
int32_t DMA_ConfigureAddr(DMA\_SEL\_t sel, const DMA\_ADDR\_CFG\_t * cfg)
```

Location: Driver\_DMA.c:25

Configure DMA channel source and destination addresses.

Returns:

[execution status](#)**Parameters**

Direction	Name	Description
in	<i>sel</i>	DMA to be configured ( <a href="#">DMA_SEL_t</a> )
in	<i>cfg</i>	Pointer to <a href="#">DMA_ADDR_CFG_t</a>

**20.6.6.6 DMA\_SetInterruptPriority**

```
int32_t DMA_SetInterruptPriority(DMA\_SEL\_t sel, const DMA\_PRI\_CFG\_t * cfg)
```

Location: Driver\_DMA.c:26

Configure the DMA interrupt priority.

Returns:

[execution status](#)**Parameters**

Direction	Name	Description
in	<i>sel</i>	DMA channel to be configured ( <a href="#">DMA_SEL_t</a> )
in	<i>cfg</i>	Pointer to <a href="#">DMA_PRI_CFG_t</a>

**20.6.6.7 DMA\_CreateConfigWord**

```
uint32_t DMA_CreateConfigWord(const DMA\_CFG\_t * cfg)
```

Location: Driver\_DMA.c:27

Create DMA channel configuration word.

Returns:

configuration word

#### Parameters

Direction	Name	Description
in	<i>cfg</i>	Pointer to <a href="#">DMA_CFG_t</a>

#### 20.6.6.8 DMA\_SetConfigWord

```
int32_t DMA_SetConfigWord(DMA\_SEL\_t sel, uint32_t cfg)
```

Location: Driver\_DMA.c:28

Quickly updates the DMA channel configuration.

Returns:

none

#### Parameters

Direction	Name	Description
in	<i>sel</i>	DMA channel to be configured ( <a href="#">DMA_SEL_t</a> )
in	<i>cfg</i>	configuration word

#### 20.6.6.9 DMA\_Start

```
int32_t DMA_Start(DMA\_SEL\_t sel)
```

Location: Driver\_DMA.c:29

Starts the DMA transfer.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>sel</i>	DMA channel number to be used ( <a href="#">DMA_SEL_t</a> )

#### 20.6.6.10 DMA\_Stop

```
int32_t DMA_Stop(DMA\_SEL\_t sel)
```

Location: Driver\_DMA.c:30

Stops the DMA transfer.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>sel</i>	DMA channel number to be used( <a href="#">DMA_SEL_t</a> )

#### 20.6.6.11 DMA\_GetCounterValue

```
uint32_t DMA_GetCounterValue(DMA\_SEL\_t sel)
```

Location: Driver\_DMA.c:31

Returns the current counter value of DMA channel.

Returns:

DMA channel counter value

#### Parameters

Direction	Name	Description
in	<i>sel</i>	DMA channel value to be read ( <a href="#">DMA_SEL_t</a> )

#### 20.6.6.12 DMA\_GetStatus

[DMA\\_STATUS\\_t](#) DMA\_GetStatus([DMA\\_SEL\\_t](#) sel)

Location: Driver\_DMA.c:32

Returns the DMA channel status. Clears the status register on read.

Returns:

DMA channel status ([DMA\\_STATUS\\_t](#))

#### Parameters

Direction	Name	Description
in	<i>sel</i>	DMA channel value to be read ( <a href="#">DMA_SEL_t</a> )

#### 20.6.6.13 DMA\_SignalEvent

void DMA\_SignalEvent(uint32\_t event)

Location: Driver\_DMA.c:34

## Montana Firmware Reference

Signal DMA events.

Returns:

None

### Parameters

Direction	Name	Description
in	<i>event</i>	Notification mask ( <a href="#">_ADC_EVENT_SRC_t</a> )

## 20.7 CMSIS GPIO DRIVER

CMSIS GPIO Driver Reference.

### 20.7.1 Summary

#### Typedefs

- [GPIO\\_SEL\\_t](#) : GPIO Control Codes: GPIO Selection.
- [GPIO\\_INT\\_SEL\\_t](#) : GPIO Control Codes: GPIO INT Selection.
- [GPIO\\_DRIVE\\_t](#) : GPIO Control Codes: Drive strength.
- [GPIO\\_LPF\\_t](#) : GPIO Control Codes: Low pass filter.
- [GPIO\\_PULL\\_t](#) : GPIO Control Codes: Pull control.
- [GPIO\\_MODE\\_t](#) : GPIO Control Codes: IO Mode.
- [GPIO\\_FUNC\\_REGISTERS\\_t](#) : GPIO Control Codes: GPIO alternative function registers.
- [GPIO\\_EN\\_DIS\\_t](#) : GPIO Control Codes: Enable / Disable values.
- [GPIO\\_DIR\\_t](#) : GPIO Control Codes: GPIO direction.
- [GPIO\\_EVENT\\_t](#) : GPIO Control Codes: Interrupts events.
- [GPIO\\_DBC\\_CLK\\_t](#) : GPIO Control Codes: Debounce clock source.
- [GPIO\\_DRIVE\\_STRENGTHS\\_t](#) : GPIO Control Codes: Pads strength.
- [GPIO\\_SignalEvent\\_t](#) : Pointer to [GPIO\\_SignalEvent](#) : Signal GPIO Event.
- [GPIO\\_DBF\\_CFG\\_t](#) : Debounce filter configuration.
- [GPIO\\_PRI\\_CFG\\_t](#) : GPIO interrupt priority configuration.
- [GPIO\\_CFG\\_t](#) : GPIO Driver configuration.
- [GPIO\\_PAD\\_CFG\\_t](#) : GPIO PAD configuration.
- [GPIO\\_INT\\_CFG\\_t](#) : GPIO INT configuration.
- [GPIO\\_EXTCLK\\_CFG\\_t](#) : External clock pad configuration.
- [GPIO\\_JTAG\\_SW\\_CFG\\_t](#) : JTAG configuration.
- [DRIVER\\_GPIO\\_t](#) : Access structure of the GPIO Driver.

## Montana Firmware Reference

## Data Structures

- [GPIO DBF CFG t](#) : Debounce filter configuration.
- [GPIO PRI CFG t](#) : GPIO interrupt priority configuration.
- [GPIO CFG t](#) : GPIO Driver configuration.
- [GPIO PAD CFG t](#) : GPIO PAD configuration.
- [GPIO INT CFG t](#) : GPIO INT configuration.
- [GPIO EXTCLK CFG t](#) : External clock pad configuration.
- [GPIO JTAG SW CFG t](#) : JTAG configuration.
- [DRIVER GPIO t](#) : Access structure of the GPIO Driver.

## Enumerations

- [GPIO SEL t](#) : GPIO Control Codes: GPIO Selection.
- [GPIO INT SEL t](#) : GPIO Control Codes: GPIO INT Selection.
- [GPIO DRIVE t](#) : GPIO Control Codes: Drive strength.
- [GPIO LPF t](#) : GPIO Control Codes: Low pass filter.
- [GPIO PULL t](#) : GPIO Control Codes: Pull control.
- [GPIO MODE t](#) : GPIO Control Codes: IO Mode.
- [GPIO FUNC REGISTERS t](#) : GPIO Control Codes: GPIO alternative function registers.
- [GPIO EN DIS t](#) : GPIO Control Codes: Enable / Disable values.
- [GPIO DIR t](#) : GPIO Control Codes: GPIO direction.
- [GPIO EVENT t](#) : GPIO Control Codes: Interrupts events.
- [GPIO DBC CLK t](#) : GPIO Control Codes: Debounce clock source.
- [GPIO DRIVE STRENGTHS t](#) : GPIO Control Codes: Pads strength.

## Macros

- [ARM GPIO API VERSION](#) : GPIO API version.
- [GPIO EVENT 0 IRQ](#) : GPIO Event.
- [GPIO EVENT 1 IRQ](#) : GPIO1 interrupt event value.
- [GPIO EVENT 2 IRQ](#) : GPIO2 interrupt event value.
- [GPIO EVENT 3 IRQ](#) : GPIO3 interrupt event value.

## Functions

- [GPIO GetVersion](#) : Get driver version.
- [GPIO Initialize](#) : Initialize the GPIO driver.
- [GPIO Configure](#) : Configure common GPIO settings.
- [GPIO ConfigurePad](#) : Configure the GPIO pad.
- [GPIO ConfigureInterrupt](#) : Configure the GPIO interrupt.
- [GPIO SetInterruptPriority](#) : Configure GPIO interrupt priority.
- [GPIO ConfigureJTAG](#) : Configure the GPIO JTAG mode.
- [GPIO SetDir](#) : Set particular GPIO pad direction.
- [GPIO SetHigh](#) : Set particular GPIO pad.
- [GPIO ToggleValue](#) : Toggle particular GPIO pad.



- [GPIO\\_SetLow](#) : Reset particular GPIO pad.
- [GPIO\\_ReadValue](#) : Returns the selected GPIO pad value.
- [GPIO\\_ResetAltFuncRegister](#) : Reset the particular alternative function register.
- [GPIO\\_SignalEvent](#) : Signal GPIO events.

## 20.7.2 CMSIS GPIO Driver Typedef Documentation

### 20.7.2.1 GPIO\_SEL\_t

```
typedef enum GPIO\_SEL\_t GPIO_SEL_t
```

Location: Driver\_GPIO.h:59

GPIO Control Codes: GPIO Selection.

### 20.7.2.2 GPIO\_INT\_SEL\_t

```
typedef enum GPIO\_INT\_SEL\_t GPIO_INT_SEL_t
```

Location: Driver\_GPIO.h:67

GPIO Control Codes: GPIO INT Selection.

### 20.7.2.3 GPIO\_DRIVE\_t

```
typedef enum GPIO\_DRIVE\_t GPIO_DRIVE_t
```

Location: Driver\_GPIO.h:75

GPIO Control Codes: Drive strength.

### 20.7.2.4 GPIO\_LPF\_t

```
typedef enum GPIO\_LPF\_t GPIO_LPF_t
```

Location: Driver\_GPIO.h:81

GPIO Control Codes: Low pass filter.

**20.7.2.5 GPIO\_PULL\_t**

```
typedef enum GPIO\_PULL\_t GPIO_PULL_t
```

Location: Driver\_GPIO.h:89

GPIO Control Codes: Pull control.

**20.7.2.6 GPIO\_MODE\_t**

```
typedef enum GPIO\_MODE\_t GPIO_MODE_t
```

Location: Driver\_GPIO.h:233

GPIO Control Codes: IO Mode.

**20.7.2.7 GPIO\_FUNC\_REGISTERS\_t**

```
typedef enum GPIO\_FUNC\_REGISTERS\_t GPIO_FUNC_REGISTERS_t
```

Location: Driver\_GPIO.h:251

GPIO Control Codes: GPIO alternative function registers.

**20.7.2.8 GPIO\_EN\_DIS\_t**

```
typedef enum GPIO\_EN\_DIS\_t GPIO_EN_DIS_t
```

Location: Driver\_GPIO.h:257

GPIO Control Codes: Enable / Disable values.

**20.7.2.9 GPIO\_DIR\_t**

```
typedef enum GPIO\_DIR\_t GPIO_DIR_t
```

Location: Driver\_GPIO.h:263

GPIO Control Codes: GPIO direction.

**20.7.2.10 GPIO\_EVENT\_t**

```
typedef enum GPIO\_EVENT\_t GPIO_EVENT_t
```

Location: Driver\_GPIO.h:273

GPIO Control Codes: Interrupts events.

**20.7.2.11 GPIO\_DBC\_CLK\_t**

```
typedef enum GPIO\_DBC\_CLK\_t GPIO_DBC_CLK_t
```

Location: Driver\_GPIO.h:279

GPIO Control Codes: Debounce clock source.

**20.7.2.12 GPIO\_DRIVE\_STRENGTHS\_t**

```
typedef enum GPIO\_DRIVE\_STRENGTHS\_t GPIO_DRIVE_STRENGTHS_t
```

Location: Driver\_GPIO.h:285

GPIO Control Codes: Pads strength.

**20.7.2.13 GPIO\_SignalEvent\_t**

```
typedef void(* GPIO_SignalEvent_t
```

Location: Driver\_GPIO.h:369

Pointer to [GPIO\\_SignalEvent](#) : Signal GPIO Event.

**20.7.2.14 GPIO\_DBF\_CFG\_t**

```
typedef struct GPIO\_DBF\_CFG\_t GPIO_DBF_CFG_t
```

Location: Driver\_GPIO.h:379

Debounce filter configuration.

#### 20.7.2.15 GPIO\_PRI\_CFG\_t

```
typedef struct GPIO\_PRI\_CFG\_t GPIO_PRI_CFG_t
```

Location: Driver\_GPIO.h:390

GPIO interrupt priority configuration.

#### 20.7.2.16 GPIO\_CFG\_t

```
typedef struct GPIO\_CFG\_t GPIO_CFG_t
```

Location: Driver\_GPIO.h:400

GPIO Driver configuration.

#### 20.7.2.17 GPIO\_PAD\_CFG\_t

```
typedef struct GPIO\_PAD\_CFG\_t GPIO_PAD_CFG_t
```

Location: Driver\_GPIO.h:414

GPIO PAD configuration.

#### 20.7.2.18 GPIO\_INT\_CFG\_t

```
typedef struct GPIO\_INT\_CFG\_t GPIO_INT_CFG_t
```

Location: Driver\_GPIO.h:426

GPIO INT configuration.

#### 20.7.2.19 GPIO\_EXTCLK\_CFG\_t

```
typedef struct GPIO\_EXTCLK\_CFG\_t GPIO_EXTCLK_CFG_t
```

Location: Driver\_GPIO.h:436

External clock pad configuration.

#### 20.7.2.20 GPIO\_JTAG\_SW\_CFG\_t

```
typedef struct GPIO\_JTAG\_SW\_CFG\_t GPIO_JTAG_SW_CFG_t
```

Location: Driver\_GPIO.h:451

JTAG configuration.

#### 20.7.2.21 DRIVER\_GPIO\_t

```
typedef struct DRIVER\_GPIO\_t DRIVER_GPIO_t
```

Location: Driver\_GPIO.h:470

Access structure of the GPIO Driver.

### 20.7.3 CMSIS GPIO Driver Data Structures Type Documentation

#### 20.7.3.1 \_GPIO\_DBF\_CFG\_t

Location: Driver\_GPIO.h:374

Debounce filter configuration.

#### Data Fields

Type	Name	Description
uint8_t	<i>count</i>	Debounce filter count value
<a href="#">GPIO_DBC_CLK_t</a>	<i>clk_source</i>	Debounce filter clock source.
uint8_t	<i>__pad0__</i>	Reserved

## Montana Firmware Reference

**20.7.3.2 \_GPIO\_PRI\_CFG\_t**

Location: Driver\_GPIO.h:384

GPIO interrupt priority configuration.

**Data Fields**

Type	Name	Description
uint32_t	<i>preempt_pri</i>	Preempt priority
uint32_t	<i>__pad0__</i>	Reserved
uint32_t	<i>subgrp_pri</i>	Subgroup priority.
uint32_t	<i>__pad1__</i>	Reserved

**20.7.3.3 \_GPIO\_CFG\_t**

Location: Driver\_GPIO.h:395

GPIO Driver configuration.

**Data Fields**

Type	Name	Description
<a href="#">GPIO_DRIVE_STRENGTHS_t</a>	<i>drive_strengths</i>	Drive strengths configuration.
uint8_t	<i>__pad0__</i>	Reserved
<a href="#">GPIO_DBF_CFG_t</a>	<i>debounce_cfg</i>	Debounce filter configuration.

**20.7.3.4 \_GPIO\_PAD\_CFG\_t**

Location: Driver\_GPIO.h:405

## Montana Firmware Reference

GPIO PAD configuration.

#### Data Fields

Type	Name	Description
<a href="#">GPIO_PULL_t</a>	<i>pull_mode</i>	Pull control
uint8_t	<i>__pad0__</i>	Reserved
<a href="#">GPIO_DRIVE_t</a>	<i>drive_mode</i>	Drive mode
uint8_t	<i>__pad1__</i>	Reserved
<a href="#">GPIO_LPF_t</a>	<i>lpf_en</i>	Low pass filter enable.
uint16_t	<i>__pad2__</i>	Reserved
<a href="#">GPIO_MODE_t</a>	<i>io_mode</i>	IO mode

#### 20.7.3.5 \_GPIO\_INT\_CFG\_t

Location: Driver\_GPIO.h:419

GPIO INT configuration.

#### Data Fields

Type	Name	Description
<a href="#">GPIO_SEL_t</a>	<i>src_sel</i>	Interrupt source selection.
<a href="#">GPIO_EVENT_t</a>	<i>event</i>	Event selection
<a href="#">GPIO_EN_DIS_t</a>	<i>debounce_en</i>	Debounce filter enable
<a href="#">GPIO_EN_DIS_t</a>	<i>interrup_en</i>	Interrupt enable flag
uint8_t	<i>__pad0__</i>	Reserved

#### 20.7.3.6 \_GPIO\_EXTCLK\_CFG\_t

Location: Driver\_GPIO.h:431

## Montana Firmware Reference

External clock pad configuration.

## Data Fields

Type	Name	Description
<a href="#">GPIO_PULL_t</a>	<i>pull_mode</i>	Pull control
<a href="#">GPIO_LPF_t</a>	<i>lpf_en</i>	Low pass filter enable.
uint8_t	<i>__pad0__</i>	Reserved

## 20.7.3.7 \_GPIO\_JTAG\_SW\_CFG\_t

Location: Driver\_GPIO.h:441

JTAG configuration.

## Data Fields

Type	Name	Description
<a href="#">GPIO_LPF_t</a>	<i>swclk_jtck_lpf_en</i>	SWCLK/JTCK low pass filter enable
<a href="#">GPIO_LPF_t</a>	<i>swdio_jtms_lpf_en</i>	SWDIO/JTMS low pass filter enable
<a href="#">GPIO_EN_DIS_t</a>	<i>jtag_data_en</i>	JTAG data available on GPIO[2:3]
<a href="#">GPIO_EN_DIS_t</a>	<i>jtag_trst_en</i>	JTAG trst available on GPIO4
<a href="#">GPIO_PULL_t</a>	<i>swclk_jtck_pull</i>	SWCLK/JTCK pull mode
<a href="#">GPIO_PULL_t</a>	<i>swdio_jtms_pull</i>	SWDIO/JTMS pull mode
<a href="#">GPIO_DRIVE_t</a>	<i>swdio_jtms_drive</i>	SWDIO/JTMS drive mode
uint8_t	<i>__pad0__</i>	Reserved

## 20.7.3.8 \_DRIVER\_GPIO\_t

Location: Driver\_GPIO.h:456

Access structure of the GPIO Driver.



## Montana Firmware Reference

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">GPIO_GetVersion</a> : Get driver version.
int32_t (*)	<i>Initialize</i> )(GPIO_SignalEvent_t cb)	Pointer to <a href="#">GPIO_Initialize</a> : Initialize the GPIO driver.
int32_t (*)	<i>Configure</i> )(const GPIO_CFG_t *cfg)	Pointer to <a href="#">GPIO_Configure</a> : Configure common GPIO settings.
int32_t (*)	<i>ConfigurePad</i> )(GPIO_SEL_t sel, const GPIO_PAD_CFG_t *cfg)	Pointer to <a href="#">GPIO_ConfigurePad</a> : Configure the GPIO pad.
int32_t (*)	<i>ConfigureInterrupt</i> )(GPIO_INT_SEL_t sel, const GPIO_INT_CFG_t *cfg)	Pointer to <a href="#">GPIO_ConfigureInterrupt</a> : Configure the GPIO interrupt.
int32_t (*)	<i>SetInterruptPriority</i> )(GPIO_INT_SEL_t sel, const GPIO_PRI_CFG_t *pri)	Pointer to <a href="#">GPIO_SetInterruptPriority</a> : Configure GPIO interrupt priority.
int32_t (*)	<i>ConfigureJTAGSW</i> )(const GPIO_JTAG_SW_CFG_t *cfg)	Pointer to <a href="#">GPIO_ConfigureJTAG</a> : Configure the GPIO JTAG mode.
void (*)	<i>SetDir</i> )(GPIO_DIR_t dir)	Pointer to <a href="#">GPIO_SetDir</a> : Set particular GPIO pad direction.
void (*)	<i>SetHigh</i> )(GPIO_SEL_t sel)	Pointer to <a href="#">GPIO_SetHigh</a> : Set particular GPIO pad.
void (*)	<i>ToggleValue</i> )(GPIO_SEL_t sel)	Pointer to <a href="#">GPIO_ToggleValue</a> : Toggle particular GPIO pad.
void (*)	<i>SetLow</i> )(GPIO_SEL_t sel)	Pointer to <a href="#">GPIO_SetLow</a> : Reset particular GPIO pad.
uint32_t (*)	<i>ReadValue</i> )(GPIO_SEL_t sel)	Pointer to <a href="#">GPIO_ReadValue</a> : Return the selected GPIO value.
int32_t (*)	<i>ResetAltFuncRegister</i> )(GPIO_FUNC_REGISTERS_t sel)	Pointer to <a href="#">GPIO_ResetAltFuncRegister</a> : Reset GPIO alternative function register.

## 20.7.4 CMSIS GPIO Driver Enumeration Type Documentation

### 20.7.4.1 \_GPIO\_SEL\_t

Location: Driver\_GPIO.h:42

GPIO Control Codes: GPIO Selection.

#### Members

- GPIO\_0 = 0x0

GPIO pad 0

- GPIO\_1 = 0x1

GPIO pad 1

- GPIO\_2 = 0x2

GPIO pad 2

- GPIO\_3 = 0x3

GPIO pad 3

- GPIO\_4 = 0x4

GPIO pad 4

- GPIO\_5 = 0x5

GPIO pad 5

- GPIO\_6 = 0x6

GPIO pad 6

- GPIO\_7 = 0x7

GPIO pad 7

- GPIO\_8 = 0x8

GPIO pad 8

- GPIO\_9 = 0x9

GPIO pad 9

- GPIO\_10 = 0xA

GPIO pad 10.

- GPIO\_11 = 0xB

GPIO pad 11.

- GPIO\_12 = 0xC

GPIO pad 12.

- GPIO\_13 = 0xD

GPIO pad 13.

- GPIO\_14 = 0xE

GPIO pad 14.

- GPIO\_15 = 0xF

GPIO pad 15.

#### 20.7.4.2 \_GPIO\_INT\_SEL\_t

Location: Driver\_GPIO.h:62

GPIO Control Codes: GPIO INT Selection.

##### Members

- GPIO\_INT\_0 = 0x0

GPIO interrupt 0.

- GPIO\_INT\_1 = 0x1

GPIO interrupt 1.

- GPIO\_INT\_2 = 0x2

GPIO interrupt 2.

- GPIO\_INT\_3 = 0x3

GPIO interrupt 3.

#### 20.7.4.3 \_GPIO\_DRIVE\_t

Location: Driver\_GPIO.h:70

GPIO Control Codes: Drive strength.

**Members**

- GPIO\_2X = 0x0

2x drive strength

- GPIO\_3X = 0x1

3x drive strength

- GPIO\_5X = 0x2

5x drive strength

- GPIO\_6X = 0x3

6x drive strength

**20.7.4.4 \_GPIO\_LPF\_t**

Location: Driver\_GPIO.h:78

GPIO Control Codes: Low pass filter.

**Members**

- GPIO\_LPF\_DISABLED = 0x0

Low pass filter disabled.

- GPIO\_LPF\_ENABLED = 0x1

Low pass filter enabled

#### 20.7.4.5 \_GPIO\_PULL\_t

Location: Driver\_GPIO.h:84

GPIO Control Codes: Pull control.

##### Members

- GPIO\_PC\_NO\_PULL = 0x0

No pull selected

- GPIO\_PC\_WEAK\_PULL\_UP = 0x1

Weak pull-up selected

- GPIO\_PC\_WEAK\_PULL\_DOWN = 0x2

Weak pull-down selected.

- GPIO\_PC\_STRONG\_PULL\_UP = 0x3

Strong pull-up selected.

#### 20.7.4.6 \_GPIO\_MODE\_t

Location: Driver\_GPIO.h:92

GPIO Control Codes: IO Mode.

## Montana Firmware Reference

## Members

- MODE\_GPIO\_DISABLE = 0x000
- MODE\_GPIO\_INPUT = 0x001
- MODE\_GPIO\_GPIO\_IN = 0x002
- MODE\_GPIO\_GPIO\_OUT = 0x003
- MODE\_GPIO\_SLOWCLK = 0x004
- MODE\_GPIO\_SYSCLK = 0x005
- MODE\_GPIO\_USRCLK = 0x006
- MODE\_GPIO\_RCCLK = 0x007
- MODE\_GPIO\_SWCLK\_DIV = 0x008
- MODE\_GPIO\_EXTCLK\_DIV = 0x009
- MODE\_GPIO\_RFCLK = 0x00A
- MODE\_GPIO\_STANDBYCLK = 0x00B
- MODE\_GPIO\_SENSORCLK = 0x00C
- MODE\_GPIO\_SPI0\_IO0 = 0x00D
- MODE\_GPIO\_SPI0\_IO1 = 0x00E
- MODE\_GPIO\_SPI0\_IO2 = 0x00F
- MODE\_GPIO\_SPI0\_IO3 = 0x010
- MODE\_GPIO\_SPI0\_CS = 0x011
- MODE\_GPIO\_SPI0\_CLK = 0x012
- MODE\_GPIO\_SPI1\_IO0 = 0x013
- MODE\_GPIO\_SPI1\_IO1 = 0x014
- MODE\_GPIO\_SPI1\_IO2 = 0x015
- MODE\_GPIO\_SPI1\_IO3 = 0x016
- MODE\_GPIO\_SPI1\_CS = 0x017
- MODE\_GPIO\_SPI1\_CLK = 0x018
- MODE\_GPIO\_UART0\_TX = 0x019
- MODE\_GPIO\_I2C0\_SCL = 0x01A
- MODE\_GPIO\_I2C0\_SDA = 0x01B
- MODE\_GPIO\_I2C1\_SCL = 0x01C

## Montana Firmware Reference

- MODE\_GPIO\_I2C1\_SDA = 0x01D
- MODE\_GPIO\_PCM0\_SERO = 0x01E
- MODE\_GPIO\_PCM0\_FRAME = 0x01F
- MODE\_GPIO\_PWM0 = 0x020
- MODE\_GPIO\_PWM1 = 0x021
- MODE\_GPIO\_PWM2 = 0x022
- MODE\_GPIO\_PWM3 = 0x023
- MODE\_GPIO\_PWM4 = 0x024
- MODE\_GPIO\_PWM0\_INV = 0x025
- MODE\_GPIO\_PWM1\_INV = 0x026
- MODE\_GPIO\_PWM2\_INV = 0x027
- MODE\_GPIO\_PWM3\_INV = 0x028
- MODE\_GPIO\_PWM4\_INV = 0x029
- MODE\_GPIO\_LIN0\_TX = 0x02A
- MODE\_GPIO\_BB\_TX\_DATA = 0x02B
- MODE\_GPIO\_BB\_TX\_DATA\_VALID = 0x02C
- MODE\_GPIO\_BB\_SPI\_CSN = 0x02D
- MODE\_GPIO\_BB\_SPI\_CLK = 0x02E
- MODE\_GPIO\_BB\_SPI\_MOSI = 0x02F
- MODE\_GPIO\_BB\_DBG\_0 = 0x030
- MODE\_GPIO\_BB\_DBG\_1 = 0x031
- MODE\_GPIO\_BB\_DBG\_2 = 0x032
- MODE\_GPIO\_BB\_DBG\_3 = 0x033
- MODE\_GPIO\_BB\_DBG\_4 = 0x034
- MODE\_GPIO\_BB\_DBG\_5 = 0x035
- MODE\_GPIO\_BB\_DBG\_6 = 0x036
- MODE\_GPIO\_BB\_DBG\_7 = 0x037
- MODE\_GPIO\_BB\_BLE\_SYNC = 0x038
- MODE\_GPIO\_BB\_BLE\_IN\_PROCESS = 0x039
- MODE\_GPIO\_BB\_BLE\_TX = 0x03A



## Montana Firmware Reference

- MODE\_GPIO\_BB\_BLE\_RX = 0x03B
- MODE\_GPIO\_BB\_BLE\_PTI\_0 = 0x03C
- MODE\_GPIO\_BB\_BLE\_PTI\_1 = 0x03D
- MODE\_GPIO\_BB\_BLE\_PTI\_2 = 0x03E
- MODE\_GPIO\_BB\_BLE\_PTI\_3 = 0x03F
- MODE\_GPIO\_BB\_ANT\_SW\_EN = 0x040
- MODE\_GPIO\_BB\_ANT\_SW\_0 = 0x041
- MODE\_GPIO\_BB\_ANT\_SW\_1 = 0x042
- MODE\_GPIO\_BB\_ANT\_SW\_2 = 0x043
- MODE\_GPIO\_BB\_ANT\_SW\_3 = 0x044
- MODE\_GPIO\_BB\_ANT\_SW\_4 = 0x045
- MODE\_GPIO\_BB\_ANT\_SW\_5 = 0x046
- MODE\_GPIO\_BB\_ANT\_SW\_6 = 0x047
- MODE\_GPIO\_BB\_CTE\_MODE = 0x048
- MODE\_GPIO\_BB\_CTE\_SAMPLE\_P = 0x049
- MODE\_GPIO\_RF\_SPI\_MISO = 0x04A
- MODE\_GPIO\_RF\_GPIO0 = 0x04B
- MODE\_GPIO\_RF\_GPIO1 = 0x04C
- MODE\_GPIO\_RF\_GPIO2 = 0x04D
- MODE\_GPIO\_RF\_GPIO3 = 0x04E
- MODE\_GPIO\_RF\_GPIO4 = 0x04F
- MODE\_GPIO\_RF\_GPIO5 = 0x050
- MODE\_GPIO\_RF\_GPIO6 = 0x051
- MODE\_GPIO\_RF\_GPIO7 = 0x052
- MODE\_GPIO\_RF\_GPIO8 = 0x053
- MODE\_GPIO\_RF\_GPIO9 = 0x054
- MODE\_GPIO\_RF\_IQ\_DATA\_P = 0x055
- MODE\_GPIO\_RF\_I\_DATA\_0 = 0x056
- MODE\_GPIO\_RF\_I\_DATA\_1 = 0x057
- MODE\_GPIO\_RF\_I\_DATA\_2 = 0x058

## Montana Firmware Reference

- MODE\_GPIO\_RF\_I\_DATA\_3 = 0x059
- MODE\_GPIO\_RF\_I\_DATA\_4 = 0x05A
- MODE\_GPIO\_RF\_I\_DATA\_5 = 0x05B
- MODE\_GPIO\_RF\_I\_DATA\_6 = 0x05C
- MODE\_GPIO\_RF\_I\_DATA\_7 = 0x05D
- MODE\_GPIO\_RF\_Q\_DATA\_0 = 0x05E
- MODE\_GPIO\_RF\_Q\_DATA\_1 = 0x05F
- MODE\_GPIO\_RF\_Q\_DATA\_2 = 0x060
- MODE\_GPIO\_RF\_Q\_DATA\_3 = 0x061
- MODE\_GPIO\_RF\_Q\_DATA\_4 = 0x062
- MODE\_GPIO\_RF\_Q\_DATA\_5 = 0x063
- MODE\_GPIO\_RF\_Q\_DATA\_6 = 0x064
- MODE\_GPIO\_RF\_Q\_DATA\_7 = 0x065
- MODE\_GPIO\_RF\_ANT\_SW\_0 = 0x066
- MODE\_GPIO\_RF\_ANT\_SW\_1 = 0x067
- MODE\_GPIO\_RF\_ANT\_SW\_2 = 0x068
- MODE\_GPIO\_RF\_ANT\_SW\_3 = 0x069
- MODE\_GPIO\_TOF\_START = 0x06A
- MODE\_GPIO\_TOF\_STOP = 0x06B
- MODE\_GPIO\_PCM\_SERI\_IN = 0x100
- MODE\_GPIO\_PCM\_FRAME\_IN = 0x101
- MODE\_GPIO\_PCM\_FRAME\_OUT = 0x102
- MODE\_GPIO\_PCM\_CLK\_IN = 0x103
- MODE\_GPIO\_SPI0\_CS\_IN = 0x200
- MODE\_GPIO\_SPI0\_CLK\_IN = 0x201
- MODE\_GPIO\_SPI1\_CS\_IN = 0x202
- MODE\_GPIO\_SPI1\_CLK\_IN = 0x203
- MODE\_GPIO\_UART\_RX\_IN = 0x300
- MODE\_GPIO\_I2C0\_SCL\_IN = 0x400
- MODE\_GPIO\_I2C0\_SDA\_IN = 0x401

- `MODE_GPIO_I2C1_SCL_IN = 0x402`
- `MODE_GPIO_I2C1_SDA_IN = 0x403`
- `MODE_GPIO_NMI_IN = 0x500`
- `MODE_GPIO_BB_RX_CLK_IN = 0x600`
- `MODE_GPIO_BB_RX_DATA_IN = 0x601`
- `MODE_GPIO_BB_SYNC_P_IN = 0x602`
- `MODE_GPIO_BB_SPI_MISO_IN = 0x603`
- `MODE_GPIO_RF_SPI_MOSI_IN = 0x700`
- `MODE_GPIO_RF_SPI_CSN_IN = 0x701`
- `MODE_GPIO_RF_SPI_CLK_IN = 0x702`
- `MODE_GPIO_RF_GPIO0_IN = 0x800`
- `MODE_GPIO_RF_GPIO1_IN = 0x801`
- `MODE_GPIO_RF_GPIO2_IN = 0x802`
- `MODE_GPIO_RF_GPIO3_IN = 0x803`
- `MODE_GPIO_RF_GPIO4_IN = 0x804`
- `MODE_GPIO_RF_GPIO5_IN = 0x805`
- `MODE_GPIO_RF_GPIO6_IN = 0x806`
- `MODE_GPIO_RF_GPIO7_IN = 0x807`
- `MODE_GPIO_RF_GPIO8_IN = 0x808`
- `MODE_GPIO_RF_GPIO9_IN = 0x809`
- `MODE_GPIO_ADC_IN = 0x80A`

#### 20.7.4.7 \_GPIO\_FUNC\_REGISTERS\_t

Location: Driver\_GPIO.h:236

GPIO Control Codes: GPIO alternative function registers.

#### Members

- `GPIO_FUNC_REG_SPI0 = 0x00`

#### SPI 0 register

- `GPIO_FUNC_REG_SPI1 = 0x01`

#### SPI 1 register

- `GPIO_FUNC_REG_UART0 = 0x03`

#### UART register

- `GPIO_FUNC_REG_I2C0 = 0x04`

#### I2C 0 register

- `GPIO_FUNC_REG_I2C1 = 0x05`

#### I2C 1 register

- `GPIO_FUNC_REG_PCM0 = 0x06`

#### PCM register

- `GPIO_FUNC_REG_NMI = 0x07`

#### NMI register

- `GPIO_FUNC_REG_BB_RX = 0x08`

#### BB RX register

- `GPIO_FUNC_REG_BB_SPI = 0x09`

#### BB SPI register

**Montana Firmware Reference**

- `GPIO_FUNC_REG_RF_SPI = 0x0A`

RF SPI register

- `GPIO_FUNC_REG_RF_GPIO03 = 0x0B`

RF GPIO03 register

- `GPIO_FUNC_REG_RF_GPIO47 = 0x0C`

RF GPIO47 register

- `GPIO_FUNC_REG_RF_GPIO89 = 0x0D`

RF GPIO89 register

- `GPIO_FUNC_REG_JTAG_SW_PAD = 0x0E`

JTAG SW pad register.

**20.7.4.8 \_GPIO\_EN\_DIS\_t**

Location: Driver\_GPIO.h:254

GPIO Control Codes: Enable / Disable values.

**Members**

- `GPIO_DISABLE = 0`

GPIO disable value.

- `GPIO_ENABLE = 1`

GPIO enable value

#### 20.7.4.9 \_GPIO\_DIR\_t

Location: Driver\_GPIO.h:260

GPIO Control Codes: GPIO direction.

##### Members

- GPIO\_IN = 0

GPIO direction input

- GPIO\_OUT = 1

GPIO direction output.

#### 20.7.4.10 \_GPIO\_EVENT\_t

Location: Driver\_GPIO.h:266

GPIO Control Codes: Interrupts events.

##### Members

- GPIO\_IN\_EVENT\_NONE = 0

Interrupt event none

- `GPIO_IN_EVENT_HIGH_LEVEL = 1`

Interrupt event high level

- `GPIO_IN_EVENT_LOW_LEVEL = 2`

Interrupt event low level

- `GPIO_IN_EVENT_RISING_EDGE = 3`

Interrupt event rising edge

- `GPIO_IN_EVENT_FALLING_EDGE = 4`

Interrupt event falling edge.

- `GPIO_IN_EVENT_TRANSITION = 5`

Interrupt event transition

#### 20.7.4.11 `_GPIO_DBC_CLK_t`

Location: Driver\_GPIO.h:276

GPIO Control Codes: Debounce clock source.

##### Members

- `GPIO_DBC_CLK_SLOWCLK_DIV32 = 0`

Debounce clock source = slow clock / 32

- `GPIO_DBC_CLK_SLOWCLK_DIV1024 = 1`

Debounce clock source = slow clock / 1024.

#### 20.7.4.12 \_GPIO\_DRIVE\_STRENGTHS\_t

Location: Driver\_GPIO.h:282

GPIO Control Codes: Pads strength.

##### Members

- GPIO\_LOW\_DRIVE = 0

Regular drive strengths

- GPIO\_HIGH\_DRIVE = 1

Drive strengths increased by ~50%.

### 20.7.5 CMSIS GPIO Driver Macro Definition Documentation

#### 20.7.5.1 ARM\_GPIO\_API\_VERSION

```
#define ARM_GPIO_API_VERSION ARM\_DRIVER\_VERSION\_MAJOR\_MINOR(1,0)
```

Location: Driver\_GPIO.h:37

GPIO API version.

#### 20.7.5.2 GPIO\_EVENT\_0\_IRQ

```
#define GPIO_EVENT_0_IRQ (1UL << 0)
```



Location: Driver\_GPIO.h:288

GPIO Event.

GPIO0 interrupt event value

#### 20.7.5.3 GPIO\_EVENT\_1\_IRQ

```
#define GPIO_EVENT_1_IRQ (1UL << 1)
```

Location: Driver\_GPIO.h:289

GPIO1 interrupt event value.

#### 20.7.5.4 GPIO\_EVENT\_2\_IRQ

```
#define GPIO_EVENT_2_IRQ (1UL << 2)
```

Location: Driver\_GPIO.h:290

GPIO2 interrupt event value.

#### 20.7.5.5 GPIO\_EVENT\_3\_IRQ

```
#define GPIO_EVENT_3_IRQ (1UL << 3)
```

Location: Driver\_GPIO.h:291

GPIO3 interrupt event value.

### 20.7.6 CMSIS GPIO Driver Function Documentation

#### 20.7.6.1 GPIO\_GetVersion

[ARM\\_DRIVER\\_VERSION](#) GPIO\_GetVersion()

Location: Driver\_GPIO.c:21

Get driver version.

Returns:

[ARM\\_DRIVER\\_VERSION](#)

#### 20.7.6.2 GPIO\_Initialize

```
int32_t GPIO_Initialize(GPIO\_SignalEvent t cb)
```

Location: Driver\_GPIO.c:22

Initialize the GPIO driver.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>cb</i>	Pointer to <a href="#">GPIO_SignalEvent</a>

#### 20.7.6.3 GPIO\_Configure

```
int32_t GPIO_Configure(const GPIO\_CFG t * cfg)
```

Location: Driver\_GPIO.c:23

Configure common GPIO settings.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>cfg</i>	Pointer to <a href="#">GPIO_CFG_t</a>

**20.7.6.4 GPIO\_ConfigurePad**

```
int32_t GPIO_ConfigurePad(GPIO\_SEL\_t sel, const GPIO\_PAD\_CFG\_t * cfg)
```

Location: Driver\_GPIO.c:24

Configure the GPIO pad.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Pad selection <a href="#">GPIO_SEL_t</a>
in	<i>cfg</i>	Pointer to <a href="#">GPIO_PAD_CFG_t</a>

**20.7.6.5 GPIO\_ConfigureInterrupt**

```
int32_t GPIO_ConfigureInterrupt(GPIO\_INT\_SEL\_t sel, const GPIO\_INT\_CFG\_t * cfg)
```

Location: Driver\_GPIO.c:25

Configure the GPIO interrupt.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Interrupt selection <a href="#">GPIO_INT_SEL_t</a>
in	<i>cfg</i>	Pointer to <a href="#">GPIO_INT_CFG_t</a>

#### 20.7.6.6 GPIO\_SetInterruptPriority

```
int32_t GPIO_SetInterruptPriority(GPIO\_INT\_SEL\_t sel, const GPIO\_PRI\_CFG\_t *
cfg)
```

Location: Driver\_GPIO.c:26

Configure GPIO interrupt priority.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Interrupt selection <a href="#">GPIO_INT_SEL_t</a>
in	<i>cfg</i>	Pointer to <a href="#">GPIO_PRI_CFG_t</a>

#### 20.7.6.7 GPIO\_ConfigureJTAG

```
int32_t GPIO_ConfigureJTAG(const GPIO\_JTAG\_SW\_CFG\_t * cfg)
```

Location: Driver\_GPIO.c:27

Configure the GPIO JTAG mode.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>cfg</i>	Pointer to <a href="#">GPIO_JTAG_SW_CFG_t</a>

#### 20.7.6.8 GPIO\_SetDir

```
void GPIO_SetDir(GPIO\_DIR\_t dir)
```

Location: Driver\_GPIO.c:28

Set particular GPIO pad direction.

Returns:

None

#### Parameters

Direction	Name	Description
in	<i>dir</i>	Pad direction <a href="#">GPIO_DIR_t</a>

#### 20.7.6.9 GPIO\_SetHigh

```
void GPIO_SetHigh(GPIO\_SEL\_t sel)
```

Location: Driver\_GPIO.c:29

Set particular GPIO pad.

Returns:

None

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Pad selection <a href="#">GPIO_SEL_t</a>

#### 20.7.6.10 GPIO\_ToggleValue

```
void GPIO_ToggleValue(GPIO\_SEL\_t sel)
```

Location: Driver\_GPIO.c:30

Toggle particular GPIO pad.

Returns:

None

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Pad selection <a href="#">GPIO_SEL_t</a>

#### 20.7.6.11 GPIO\_SetLow

```
void GPIO_SetLow(GPIO\_SEL\_t sel)
```

Location: Driver\_GPIO.c:31

Reset particular GPIO pad.

Returns:

None

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Pad selection <a href="#">GPIO_SEL_t</a>

#### 20.7.6.12 GPIO\_ReadValue

```
uint32_t GPIO_ReadValue(GPIO\_SEL\_t sel)
```

Location: Driver\_GPIO.c:32

Returns the selected GPIO pad value.

Returns:

GPIO pad value

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Pad selection <a href="#">GPIO_SEL_t</a>

#### 20.7.6.13 GPIO\_ResetAltFuncRegister

```
int32_t GPIO_ResetAltFuncRegister(GPIO\_FUNC\_REGISTERS\_t reg)
```

Location: Driver\_GPIO.c:33

Reset the particular alternative function register.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>reg</i>	Register selection <a href="#">GPIO_FUNC_REGISTERS_t</a>

#### 20.7.6.14 GPIO\_SignalEvent

```
void GPIO_SignalEvent(uint32_t event)
```

Location: Driver\_GPIO.c:35

Signal GPIO events.

Returns:

None

#### Parameters

Direction	Name	Description
in	<i>event</i>	notification mask

### 20.8 CMSIS I2C DRIVER

CMSIS I<sup>2</sup>C Driver Reference.

#### 20.8.1 Summary



## Montana Firmware Reference

## Typedefs

- [ARM\\_I2C\\_STATUS](#) : I2C Status.
- [ARM\\_I2C\\_SignalEvent\\_t](#) : Pointer to [ARM\\_I2C\\_SignalEvent](#) : Signal I2C Event.
- [ARM\\_I2C\\_CAPABILITIES](#) : I2C Driver Capabilities.
- [ARM\\_DRIVER\\_I2C](#) : Access structure of the I2C Driver.

## Data Structures

- [ARM\\_I2C\\_STATUS](#) : I2C Status.
- [ARM\\_I2C\\_CAPABILITIES](#) : I2C Driver Capabilities.
- [ARM\\_DRIVER\\_I2C](#) : Access structure of the I2C Driver.

## Macros

- [ARM\\_I2C\\_API\\_VERSION](#) : I2C API version.
- [ARM\\_I2C\\_OWN\\_ADDRESS](#) : Set Own Slave Address; arg = address.
- [ARM\\_I2C\\_BUS\\_SPEED](#) : Set Bus Speed; arg = speed.
- [ARM\\_I2C\\_BUS\\_CLEAR](#) : Execute Bus clear: send nine clock pulses.
- [ARM\\_I2C\\_ABORT\\_TRANSFER](#) : Abort Master/Slave Transmit/Receive.
- [ARM\\_I2C\\_BUS\\_SPEED\\_STANDARD](#) : Standard Speed (100kHz)
- [ARM\\_I2C\\_BUS\\_SPEED\\_FAST](#) : Fast Speed (400kHz)
- [ARM\\_I2C\\_BUS\\_SPEED\\_FAST\\_PLUS](#) : Fast+ Speed ( 1MHz)
- [ARM\\_I2C\\_BUS\\_SPEED\\_HIGH](#) : High Speed (3.4MHz)
- [ARM\\_I2C\\_ADDRESS\\_10BIT](#) : 10-bit address flag
- [ARM\\_I2C\\_ADDRESS\\_GC](#) : General Call flag.
- [ARM\\_I2C\\_EVENT\\_TRANSFER\\_DONE](#) : Master/Slave Transmit/Receive finished.
- [ARM\\_I2C\\_EVENT\\_TRANSFER\\_INCOMPLETE](#) : Master/Slave Transmit/Receive incomplete transfer.
- [ARM\\_I2C\\_EVENT\\_SLAVE\\_TRANSMIT](#) : Slave Transmit operation requested.
- [ARM\\_I2C\\_EVENT\\_SLAVE\\_RECEIVE](#) : Slave Receive operation requested.
- [ARM\\_I2C\\_EVENT\\_ADDRESS\\_NACK](#) : Address not acknowledged from Slave.
- [ARM\\_I2C\\_EVENT\\_GENERAL\\_CALL](#) : General Call indication.
- [ARM\\_I2C\\_EVENT\\_ARBITRATION\\_LOST](#) : Master lost arbitration.
- [ARM\\_I2C\\_EVENT\\_BUS\\_ERROR](#) : Bus error detected (START/STOP at illegal position)
- [ARM\\_I2C\\_EVENT\\_BUS\\_CLEAR](#) : Bus clear finished.

## Functions

- [ARM\\_I2C\\_GetVersion](#) : Get driver version.
- [ARM\\_I2C\\_GetCapabilities](#) : Get driver capabilities.
- [ARM\\_I2C\\_Initialize](#) : Initialize I2C Interface.
- [ARM\\_I2C\\_Uninitialize](#) : De-initialize I2C Interface.
- [ARM\\_I2C\\_PowerControl](#) : Control I2C Interface Power.
- [ARM\\_I2C\\_MasterTransmit](#) : Start transmitting data as I2C Master.
- [ARM\\_I2C\\_MasterReceive](#) : Start receiving data as I2C Master.
- [ARM\\_I2C\\_SlaveTransmit](#) : Start transmitting data as I2C Slave.

- [ARM\\_I2C\\_SlaveReceive](#) : Start receiving data as I2C Slave.
- [ARM\\_I2C\\_GetDataCount](#) : Get transferred data count.
- [ARM\\_I2C\\_Control](#) : Control I2C Interface.
- [ARM\\_I2C\\_GetStatus](#) : Get I2C status.
- [ARM\\_I2C\\_SignalEvent](#) : Signal I2C Events.

## 20.8.2 CMSIS I2C Driver Typedef Documentation

### 20.8.2.1 ARM\_I2C\_STATUS

```
typedef struct ARM\_I2C\_STATUS ARM_I2C_STATUS
```

Location: Driver\_I2C.h:112

I2C Status.

### 20.8.2.2 ARM\_I2C\_SignalEvent\_t

```
typedef void(* ARM_I2C_SignalEvent_t
```

Location: Driver\_I2C.h:198

Pointer to [ARM\\_I2C\\_SignalEvent](#) : Signal I2C Event.

### 20.8.2.3 ARM\_I2C\_CAPABILITIES

```
typedef struct ARM\_I2C\_CAPABILITIES ARM_I2C_CAPABILITIES
```

Location: Driver\_I2C.h:207

I2C Driver Capabilities.

### 20.8.2.4 ARM\_DRIVER\_I2C

```
typedef struct ARM\_DRIVER\_I2C ARM_DRIVER_I2C
```

Location: Driver\_I2C.h:226

Access structure of the I2C Driver.

### 20.8.3 CMSIS I2C Driver Data Structures Type Documentation

#### 20.8.3.1 \_ARM\_I2C\_STATUS

Location: Driver\_I2C.h:104

I2C Status.

##### Data Fields

Type	Name	Description
uint32_t	<i>busy</i>	Busy flag.
uint32_t	<i>mode</i>	Mode: 0=Slave, 1=Master.
uint32_t	<i>direction</i>	Direction: 0=Transmitter, 1=Receiver.
uint32_t	<i>general_call</i>	General Call indication (cleared on start of next Slave operation)
uint32_t	<i>arbitration_lost</i>	Master lost arbitration (cleared on start of next Master operation)
uint32_t	<i>bus_error</i>	Bus error detected (cleared on start of next Master/Slave operation)
uint32_t	<i>reserved</i>	(Reserved for future use)

#### 20.8.3.2 \_ARM\_I2C\_CAPABILITIES

Location: Driver\_I2C.h:204

I2C Driver Capabilities.

##### Data Fields

Type	Name	Description
uint32_t	<i>address_10_bit</i>	Supports 10-bit addressing.
uint32_t	<i>reserved</i>	Reserved (must be zero)

## Montana Firmware Reference

## 20.8.3.3 \_ARM\_DRIVER\_I2C

Location: Driver\_I2C.h:213

Access structure of the I2C Driver.

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">ARM_I2C_GetVersion</a> : Get driver version.
<a href="#">ARM_I2C_CAPABILITIES</a> (*)	<i>GetCapabilities</i> )(void)	Pointer to <a href="#">ARM_I2C_GetCapabilities</a> : Get driver capabilities.
int32_t (*)	<i>Initialize</i> )(ARM_I2C_SignalEvent_t cb_event)	Pointer to <a href="#">ARM_I2C_Initialize</a> : Initialize I2C Interface.
int32_t (*)	<i>Uninitialize</i> )(void)	Pointer to <a href="#">ARM_I2C_Uninitialize</a> : De-initialize I2C Interface.
int32_t (*)	<i>PowerControl</i> )(ARM_POWER_STATE state)	Pointer to <a href="#">ARM_I2C_PowerControl</a> : Control I2C Interface Power.
int32_t (*)	<i>MasterTransmit</i> )(uint32_t addr, const uint8_t *data, uint32_t num, bool xfer_pending)	Pointer to <a href="#">ARM_I2C_MasterTransmit</a> : Start transmitting data as I2C Master.
int32_t (*)	<i>MasterReceive</i> )(uint32_t addr, uint8_t *data, uint32_t num, bool xfer_pending)	Pointer to <a href="#">ARM_I2C_MasterReceive</a> : Start receiving data as I2C Master.
int32_t (*)	<i>SlaveTransmit</i> )(const uint8_t *data, uint32_t num)	Pointer to <a href="#">ARM_I2C_SlaveTransmit</a> : Start transmitting data as I2C Slave.
int32_t (*)	<i>SlaveReceive</i> )(uint8_t *data, uint32_t num)	Pointer to <a href="#">ARM_I2C_SlaveReceive</a> : Start receiving data as I2C Slave.
int32_t (*)	<i>GetDataCount</i> )(void)	Pointer to <a href="#">ARM_I2C_GetDataCount</a> : Get transferred data count.
int32_t (*)	<i>Control</i> )(uint32_t control, uint32_t arg)	Pointer to <a href="#">ARM_I2C_Control</a> : Control I2C Interface.
<a href="#">ARM_I2C_STATUS</a> (*)	<i>GetStatus</i> )(void)	Pointer to <a href="#">ARM_I2C_GetStatus</a> : Get I2C status.

## 20.8.4 CMSIS I2C Driver Macro Definition Documentation

### 20.8.4.1 ARM\_I2C\_API\_VERSION

```
#define ARM_I2C_API_VERSION ARM\_DRIVER\_VERSION\_MAJOR\_MINOR(2,3)
```

Location: Driver\_I2C.h:78

I2C API version.

### 20.8.4.2 ARM\_I2C\_OWN\_ADDRESS

```
#define ARM_I2C_OWN_ADDRESS (0x01)
```

Location: Driver\_I2C.h:83

Set Own Slave Address; arg = address.

### 20.8.4.3 ARM\_I2C\_BUS\_SPEED

```
#define ARM_I2C_BUS_SPEED (0x02)
```

Location: Driver\_I2C.h:84

Set Bus Speed; arg = speed.

### 20.8.4.4 ARM\_I2C\_BUS\_CLEAR

```
#define ARM_I2C_BUS_CLEAR (0x03)
```

Location: Driver\_I2C.h:85

Execute Bus clear: send nine clock pulses.

### 20.8.4.5 ARM\_I2C\_ABORT\_TRANSFER

```
#define ARM_I2C_ABORT_TRANSFER (0x04)
```

Location: Driver\_I2C.h:86

Abort Master/Slave Transmit/Receive.

#### 20.8.4.6 ARM\_I2C\_BUS\_SPEED\_STANDARD

```
#define ARM_I2C_BUS_SPEED_STANDARD (0x01)
```

Location: Driver\_I2C.h:89

Standard Speed (100kHz)

#### 20.8.4.7 ARM\_I2C\_BUS\_SPEED\_FAST

```
#define ARM_I2C_BUS_SPEED_FAST (0x02)
```

Location: Driver\_I2C.h:90

Fast Speed (400kHz)

#### 20.8.4.8 ARM\_I2C\_BUS\_SPEED\_FAST\_PLUS

```
#define ARM_I2C_BUS_SPEED_FAST_PLUS (0x03)
```

Location: Driver\_I2C.h:91

Fast+ Speed ( 1MHz)

#### 20.8.4.9 ARM\_I2C\_BUS\_SPEED\_HIGH

```
#define ARM_I2C_BUS_SPEED_HIGH (0x04)
```

Location: Driver\_I2C.h:92

High Speed (3.4MHz)

#### 20.8.4.10 ARM\_I2C\_ADDRESS\_10BIT

```
#define ARM_I2C_ADDRESS_10BIT (0x0400)
```

Location: Driver\_I2C.h:97

10-bit address flag

#### 20.8.4.11 ARM\_I2C\_ADDRESS\_GC

```
#define ARM_I2C_ADDRESS_GC (0x8000)
```

Location: Driver\_I2C.h:98

General Call flag.

#### 20.8.4.12 ARM\_I2C\_EVENT\_TRANSFER\_DONE

```
#define ARM_I2C_EVENT_TRANSFER_DONE (1UL << 0)
```

Location: Driver\_I2C.h:116

Master/Slave Transmit/Receive finished.

I2C Event

#### 20.8.4.13 ARM\_I2C\_EVENT\_TRANSFER\_INCOMPLETE

```
#define ARM_I2C_EVENT_TRANSFER_INCOMPLETE (1UL << 1)
```

Location: Driver\_I2C.h:117

Master/Slave Transmit/Receive incomplete transfer.

#### 20.8.4.14 ARM\_I2C\_EVENT\_SLAVE\_TRANSMIT

```
#define ARM_I2C_EVENT_SLAVE_TRANSMIT (1UL << 2)
```

Location: Driver\_I2C.h:118

Slave Transmit operation requested.

**20.8.4.15 ARM\_I2C\_EVENT\_SLAVE\_RECEIVE**

```
#define ARM_I2C_EVENT_SLAVE_RECEIVE (1UL << 3)
```

Location: Driver\_I2C.h:119

Slave Receive operation requested.

**20.8.4.16 ARM\_I2C\_EVENT\_ADDRESS\_NACK**

```
#define ARM_I2C_EVENT_ADDRESS_NACK (1UL << 4)
```

Location: Driver\_I2C.h:120

Address not acknowledged from Slave.

**20.8.4.17 ARM\_I2C\_EVENT\_GENERAL\_CALL**

```
#define ARM_I2C_EVENT_GENERAL_CALL (1UL << 5)
```

Location: Driver\_I2C.h:121

General Call indication.

**20.8.4.18 ARM\_I2C\_EVENT\_ARBITRATION\_LOST**

```
#define ARM_I2C_EVENT_ARBITRATION_LOST (1UL << 6)
```

Location: Driver\_I2C.h:122

Master lost arbitration.

**20.8.4.19 ARM\_I2C\_EVENT\_BUS\_ERROR**

```
#define ARM_I2C_EVENT_BUS_ERROR (1UL << 7)
```

Location: Driver\_I2C.h:123



Bus error detected (START/STOP at illegal position)

#### 20.8.4.20 ARM\_I2C\_EVENT\_BUS\_CLEAR

```
#define ARM_I2C_EVENT_BUS_CLEAR (1UL << 8)
```

Location: Driver\_I2C.h:124

Bus clear finished.

### 20.8.5 CMSIS I2C Driver Function Documentation

#### 20.8.5.1 ARM\_I2C\_GetVersion

[ARM\\_DRIVER\\_VERSION](#) ARM\_I2C\_GetVersion()

Location: Driver\_I2C.c:38

Get driver version.

Returns:

[ARM\\_DRIVER\\_VERSION](#)

#### 20.8.5.2 ARM\_I2C\_GetCapabilities

[ARM\\_I2C\\_CAPABILITIES](#) ARM\_I2C\_GetCapabilities()

Location: Driver\_I2C.c:43

Get driver capabilities.

Returns:

[ARM\\_I2C\\_CAPABILITIES](#)

## Montana Firmware Reference

**20.8.5.3 ARM\_I2C\_Initialize**

```
int32_t ARM_I2C_Initialize(ARM\_I2C\_SignalEvent\_t cb_event)
```

Location: Driver\_I2C.c:48

Initialize I2C Interface.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>cb_event</i>	Pointer to <a href="#">ARM_I2C_SignalEvent</a>

**20.8.5.4 ARM\_I2C\_Uninitialize**

```
int32_t ARM_I2C_Uninitialize()
```

Location: Driver\_I2C.c:52

De-initialize I2C Interface.

Returns:

[execution status](#)

**20.8.5.5 ARM\_I2C\_PowerControl**

```
int32_t ARM_I2C_PowerControl(ARM\_POWER\_STATE state)
```

Location: Driver\_I2C.c:56

Control I2C Interface Power.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>state</i>	Power state

#### 20.8.5.6 ARM\_I2C\_MasterTransmit

```
int32_t ARM_I2C_MasterTransmit(uint32_t addr, const uint8_t * data, uint32_t num, bool xfer_pending)
```

Location: Driver\_I2C.c:72

Start transmitting data as I2C Master.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>addr</i>	Slave address (7-bit or 10-bit)
in	<i>data</i>	Pointer to buffer with data to transmit to I2C Slave
in	<i>num</i>	Number of data bytes to transmit
in	<i>xfer_pending</i>	Transfer operation is pending - Stop condition will not be generated

## Montana Firmware Reference

**20.8.5.7 ARM\_I2C\_MasterReceive**

```
int32_t ARM_I2C_MasterReceive(uint32_t addr, uint8_t * data, uint32_t num, bool xfer_pending)
```

Location: Driver\_I2C.c:76

Start receiving data as I2C Master.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>addr</i>	Slave address (7-bit or 10-bit)
out	<i>data</i>	Pointer to buffer for data to receive from I2C Slave
in	<i>num</i>	Number of data bytes to receive
in	<i>xfer_pending</i>	Transfer operation is pending - Stop condition will not be generated

**20.8.5.8 ARM\_I2C\_SlaveTransmit**

```
int32_t ARM_I2C_SlaveTransmit(const uint8_t * data, uint32_t num)
```

Location: Driver\_I2C.c:80

Start transmitting data as I2C Slave.

Returns:

[execution status](#)

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>data</i>	Pointer to buffer with data to transmit to I2C Master
in	<i>num</i>	Number of data bytes to transmit

**20.8.5.9 ARM\_I2C\_SlaveReceive**

```
int32_t ARM_I2C_SlaveReceive(uint8_t * data, uint32_t num)
```

Location: Driver\_I2C.c:84

Start receiving data as I2C Slave.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
out	<i>data</i>	Pointer to buffer for data to receive from I2C Master
in	<i>num</i>	Number of data bytes to receive

**20.8.5.10 ARM\_I2C\_GetDataCount**

```
int32_t ARM_I2C_GetDataCount()
```

Location: Driver\_I2C.c:88

Get transferred data count.

Returns:

number of data bytes transferred; -1 when Slave is not addressed by Master

**20.8.5.11 ARM\_I2C\_Control**

```
int32_t ARM_I2C_Control(uint32_t control, uint32_t arg)
```

Location: Driver\_I2C.c:92

Control I2C Interface.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>control</i>	Operation
in	<i>arg</i>	Argument of operation (optional)

**20.8.5.12 ARM\_I2C\_GetStatus**

```
ARM\_I2C\_STATUS ARM_I2C_GetStatus()
```

Location: Driver\_I2C.c:124

Get I2C status.

Returns:

I2C status [ARM\\_I2C\\_STATUS](#)

**20.8.5.13 ARM\_I2C\_SignalEvent**

```
void ARM_I2C_SignalEvent(uint32_t event)
```

## Montana Firmware Reference

Location: Driver\_I2C.c:128

Signal I2C Events.

### Parameters

Direction	Name	Description
in	<i>event</i>	<a href="#">I2C_events</a> notification mask

## 20.9 CMSIS SPI DRIVER

CMSIS SPI Driver Reference.

### 20.9.1 Summary

#### Typedefs

- [ARM\\_SPI\\_STATUS](#) : SPI Status.
- [ARM\\_SPI\\_SignalEvent\\_t](#) : Pointer to [ARM\\_SPI\\_SignalEvent](#) : Signal SPI Event.
- [ARM\\_SPI\\_CAPABILITIES](#) : SPI Driver Capabilities.
- [ARM\\_DRIVER\\_SPI](#) : Access structure of the SPI Driver.

#### Data Structures

- [ARM\\_SPI\\_STATUS](#) : SPI Status.
- [ARM\\_SPI\\_CAPABILITIES](#) : SPI Driver Capabilities.
- [ARM\\_DRIVER\\_SPI](#) : Access structure of the SPI Driver.

#### Macros

- [ARM\\_SPI\\_API\\_VERSION](#) : SPI API version.
- [ARM\\_SPI\\_CONTROL\\_Pos](#) : Position of the 0th bit of the SPI Control field in the ARM\_SPI structure.
- [ARM\\_SPI\\_CONTROL\\_Msk](#) : Positioning of SPI Control field in the ARM\_SPI structure.
- [ARM\\_SPI\\_MODE\\_INACTIVE](#) : SPI Inactive.
- [ARM\\_SPI\\_MODE\\_MASTER](#) : SPI Master (Output on MOSI, Input on MISO); arg = Bus Speed in bps.
- [ARM\\_SPI\\_MODE\\_SLAVE](#) : SPI Slave (Output on MISO, Input on MOSI).
- [ARM\\_SPI\\_MODE\\_MASTER\\_SIMPLEX](#) : SPI Master (Output/Input on MOSI); arg = Bus Speed in bps.
- [ARM\\_SPI\\_MODE\\_SLAVE\\_SIMPLEX](#) : SPI Slave (Output/Input on MISO).
- [ARM\\_SPI\\_FRAME\\_FORMAT\\_Pos](#) : Position of the 0th bit of the Frame format field in the ARM\_SPI structure.

## Montana Firmware Reference

- [ARM SPI FRAME FORMAT Msk](#) : Positioning of Frame format field in the ARM\_SPI structure.
- [ARM SPI CPOL0 CPHA0](#) : Clock Polarity 0, Clock Phase 0 (default).
- [ARM SPI CPOL0 CPHA1](#) : Clock Polarity 0, Clock Phase 1.
- [ARM SPI CPOL1 CPHA0](#) : Clock Polarity 1, Clock Phase 0.
- [ARM SPI CPOL1 CPHA1](#) : Clock Polarity 1, Clock Phase 1.
- [ARM SPI TI SSI](#) : Texas Instruments Frame Format.
- [ARM SPI MICROWIRE](#) : National Microwire Frame Format.
- [ARM SPI DATA BITS Pos](#) : Position of the 0th bit of the Data bits field in the ARM\_SPI structure.
- [ARM SPI DATA BITS Msk](#) : Positioning of the Data bits field in the ARM\_SPI structure.
- [ARM SPI DATA BITS](#) : Number of Data bits.
- [ARM SPI BIT ORDER Pos](#) : Position of the 0th bit of the Bit order field in the ARM\_SPI structure.
- [ARM SPI BIT ORDER Msk](#) : Positioning of the Bit order field in the ARM\_SPI structure.
- [ARM SPI MSB LSB](#) : SPI Bit order from MSB to LSB (default).
- [ARM SPI LSB MSB](#) : SPI Bit order from LSB to MSB.
- [ARM SPI SS MASTER MODE Pos](#) : Position of the 0th bit of the Slave Select Master Mode field in the ARM\_SPI structure.
- [ARM SPI SS MASTER MODE Msk](#) : Positioning of the Slave Select Master Mode field in the ARM\_SPI structure.
- [ARM SPI SS MASTER UNUSED](#) : SPI Slave Select when Master: Not used (default).
- [ARM SPI SS MASTER SW](#) : SPI Slave Select when Master: Software controlled.
- [ARM SPI SS MASTER HW OUTPUT](#) : SPI Slave Select when Master: Hardware controlled Output.
- [ARM SPI SS MASTER HW INPUT](#) : SPI Slave Select when Master: Hardware monitored Input.
- [ARM SPI SS SLAVE MODE Pos](#) : Position of the 0th bit of the Slave Select Slave Mode field in the ARM\_SPI structure.
- [ARM SPI SS SLAVE MODE Msk](#) : Positioning of the Slave Select Slave mode field in the ARM\_SPI structure.
- [ARM SPI SS SLAVE HW](#) : SPI Slave Select when Slave: Hardware monitored (default).
- [ARM SPI SS SLAVE SW](#) : SPI Slave Select when Slave: Software controlled.
- [ARM SPI SET BUS SPEED](#) : Set Bus Speed in bps; arg = value.
- [ARM SPI GET BUS SPEED](#) : Get Bus Speed in bps.
- [ARM SPI SET DEFAULT TX VALUE](#) : Set default Transmit value; arg = value.
- [ARM SPI CONTROL SS](#) : Control Slave Select; arg: 0=inactive, 1=active.
- [ARM SPI ABORT TRANSFER](#) : Abort current data transfer.
- [ARM SPI SS INACTIVE](#) : SPI Slave Select Signal Inactive.
- [ARM SPI SS ACTIVE](#) : SPI Slave Select Signal Active.
- [ARM SPI ERROR MODE](#) : Specified Mode not supported.
- [ARM SPI ERROR FRAME FORMAT](#) : Specified Frame Format not supported.
- [ARM SPI ERROR DATA BITS](#) : Specified number of Data bits not supported.
- [ARM SPI ERROR BIT ORDER](#) : Specified Bit order not supported.
- [ARM SPI ERROR SS MODE](#) : Specified Slave Select Mode not supported.
- [ARM SPI EVENT TRANSFER COMPLETE](#) : Data Transfer completed.
- [ARM SPI EVENT DATA LOST](#) : Data lost: Receive overflow / Transmit underflow.
- [ARM SPI EVENT MODE FAULT](#) : Master Mode Fault (SS deactivated when Master).

## Functions

- [ARM SPI GetVersion](#) : Get driver version.
- [ARM SPI GetCapabilities](#) : Get driver capabilities.



## Montana Firmware Reference

- [ARM\\_SPI\\_Initialize](#) : Initialize SPI Interface.
- [ARM\\_SPI\\_Uninitialize](#) : De-initialize SPI Interface.
- [ARM\\_SPI\\_PowerControl](#) : Control SPI Interface Power.
- [ARM\\_SPI\\_Send](#) : Start sending data to SPI transmitter.
- [ARM\\_SPI\\_Receive](#) : Start receiving data from SPI receiver.
- [ARM\\_SPI\\_Transfer](#) : Start sending/receiving data to/from SPI transmitter/receiver.
- [ARM\\_SPI\\_GetDataCount](#) : Get transferred data count.
- [ARM\\_SPI\\_Control](#) : Control SPI Interface.
- [ARM\\_SPI\\_GetStatus](#) : Get SPI status.
- [ARM\\_SPI\\_SignalEvent](#) : Signal SPI Events.

## 20.9.2 CMSIS SPI Driver Typedef Documentation

### 20.9.2.1 ARM\_SPI\_STATUS

```
typedef struct ARM\_SPI\_STATUS ARM_SPI_STATUS
```

Location: Driver\_SPI.h:148

SPI Status.

### 20.9.2.2 ARM\_SPI\_SignalEvent\_t

```
typedef void(* ARM_SPI_SignalEvent_t
```

Location: Driver\_SPI.h:222

Pointer to [ARM\\_SPI\\_SignalEvent](#) : Signal SPI Event.

### 20.9.2.3 ARM\_SPI\_CAPABILITIES

```
typedef struct ARM\_SPI\_CAPABILITIES ARM_SPI_CAPABILITIES
```

Location: Driver\_SPI.h:234

SPI Driver Capabilities.

## Montana Firmware Reference

**20.9.2.4 ARM\_DRIVER\_SPI**

```
typedef struct ARM\_DRIVER\_SPI ARM_DRIVER_SPI
```

Location: Driver\_SPI.h:253

Access structure of the SPI Driver.

**20.9.3 CMSIS SPI Driver Data Structures Type Documentation****20.9.3.1 \_ARM\_SPI\_STATUS**

Location: Driver\_SPI.h:143

SPI Status.

**Data Fields**

Type	Name	Description
uint32_t	<i>busy</i>	Transmitter/Receiver busy flag.
uint32_t	<i>data_lost</i>	Data lost: Receive overflow / Transmit underflow (cleared on start of transfer operation).
uint32_t	<i>mode_fault</i>	Mode fault detected; optional (cleared on start of transfer operation).
uint32_t	<i>reserved</i>	(Reserved for future use)

**20.9.3.2 \_ARM\_SPI\_CAPABILITIES**

Location: Driver\_SPI.h:228

SPI Driver Capabilities.

## Montana Firmware Reference

## Data Fields

Type	Name	Description
uint32_t	<i>simplex</i>	supports Simplex Mode (Master and Slave).
uint32_t	<i>ti_ssi</i>	supports TI Synchronous Serial Interface.
uint32_t	<i>microwire</i>	supports Microwire Interface.
uint32_t	<i>event_mode_fault</i>	Signal Mode Fault event: <a href="#">ARM_SPI_EVENT_MODE_FAULT</a> .
uint32_t	<i>reserved</i>	Reserved (must be zero).

## 20.9.3.3 \_ARM\_DRIVER\_SPI

Location: Driver\_SPI.h:239

Access structure of the SPI Driver.

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">ARM_SPI_GetVersion</a> : Get driver version.
<a href="#">ARM_SPI_CAPABILITIES</a> (*)	<i>GetCapabilities</i> )(void)	Pointer to <a href="#">ARM_SPI_GetCapabilities</a> : Get driver capabilities.
int32_t (*)	<i>Initialize</i> )(ARM_SPI_SignalEvent_t cb_event)	Pointer to <a href="#">ARM_SPI_Initialize</a> : Initialize SPI Interface.
int32_t (*)	<i>Uninitialize</i> )(void)	Pointer to <a href="#">ARM_SPI_Uninitialize</a> : De-initialize SPI Interface.
int32_t (*)	<i>PowerControl</i> )(ARM_POWER_STATE state)	Pointer to <a href="#">ARM_SPI_PowerControl</a> : Control SPI Interface Power.
int32_t (*)	<i>Send</i> )(const void *data, uint32_t num)	Pointer to <a href="#">ARM_SPI_Send</a> : Start sending data to SPI Interface.
int32_t (*)	<i>Receive</i> )(void *data, uint32_t num)	Pointer to <a href="#">ARM_SPI_Receive</a> : Start receiving data from SPI Interface.
int32_t (*)	<i>Transfer</i> )(const void *data_out, void *data_in)	Pointer to <a href="#">ARM_SPI_Transfer</a> : Start sending/receiving data to/from SPI.

## Montana Firmware Reference

	<i>in, uint32_t num)</i>	
uint32_t (*)	<i>GetDataCount)(void)</i>	Pointer to <a href="#">ARM_SPI_GetDataCount</a> : Get transferred data count.
int32_t (*)	<i>Control)(uint32_t control, uint32_t arg)</i>	Pointer to <a href="#">ARM_SPI_Control</a> : Control SPI Interface.
<a href="#">ARM_SPI_STATUS</a> (*)	<i>GetStatus)(void)</i>	Pointer to <a href="#">ARM_SPI_GetStatus</a> : Get SPI status.

## 20.9.4 CMSIS SPI Driver Macro Definition Documentation

## 20.9.4.1 ARM\_SPI\_API\_VERSION

```
#define ARM_SPI_API_VERSION ARM\_DRIVER\_VERSION\_MAJOR\_MINOR(2,2)
```

Location: Driver\_SPI.h:69

SPI API version.

## 20.9.4.2 ARM\_SPI\_CONTROL\_Pos

```
#define ARM_SPI_CONTROL_Pos 0
```

Location: Driver\_SPI.h:74

Position of the 0th bit of the SPI Control field in the ARM\_SPI structure.

## 20.9.4.3 ARM\_SPI\_CONTROL\_Msk

```
#define ARM_SPI_CONTROL_Msk (0xFFUL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:75

Positioning of SPI Control field in the ARM\_SPI structure.

## 20.9.4.4 ARM\_SPI\_MODE\_INACTIVE

```
#define ARM_SPI_MODE_INACTIVE (0x00UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:78

SPI Inactive.

#### 20.9.4.5 ARM\_SPI\_MODE\_MASTER

```
#define ARM_SPI_MODE_MASTER (0x01UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:79

SPI Master (Output on MOSI, Input on MISO); arg = Bus Speed in bps.

#### 20.9.4.6 ARM\_SPI\_MODE\_SLAVE

```
#define ARM_SPI_MODE_SLAVE (0x02UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:80

SPI Slave (Output on MISO, Input on MOSI).

#### 20.9.4.7 ARM\_SPI\_MODE\_MASTER\_SIMPLEX

```
#define ARM_SPI_MODE_MASTER_SIMPLEX (0x03UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:81

SPI Master (Output/Input on MOSI); arg = Bus Speed in bps.

#### 20.9.4.8 ARM\_SPI\_MODE\_SLAVE\_SIMPLEX

```
#define ARM_SPI_MODE_SLAVE_SIMPLEX (0x04UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:82

SPI Slave (Output/Input on MISO).

#### 20.9.4.9 ARM\_SPI\_FRAME\_FORMAT\_Pos

```
#define ARM_SPI_FRAME_FORMAT_Pos 8
```

## Montana Firmware Reference

Location: Driver\_SPI.h:85

Position of the 0th bit of the Frame format field in the ARM\_SPI structure.

**20.9.4.10 ARM\_SPI\_FRAME\_FORMAT\_Msk**

```
#define ARM_SPI_FRAME_FORMAT_Msk (7UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:86

Positioning of Frame format field in the ARM\_SPI structure.

**20.9.4.11 ARM\_SPI\_CPOL0\_CPHA0**

```
#define ARM_SPI_CPOL0_CPHA0 (0UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:87

Clock Polarity 0, Clock Phase 0 (default).

**20.9.4.12 ARM\_SPI\_CPOL0\_CPHA1**

```
#define ARM_SPI_CPOL0_CPHA1 (1UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:88

Clock Polarity 0, Clock Phase 1.

**20.9.4.13 ARM\_SPI\_CPOL1\_CPHA0**

```
#define ARM_SPI_CPOL1_CPHA0 (2UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:89

Clock Polarity 1, Clock Phase 0.

**20.9.4.14 ARM\_SPI\_CPOL1\_CPHA1**

```
#define ARM_SPI_CPOL1_CPHA1 (3UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:90

Clock Polarity 1, Clock Phase 1.

#### 20.9.4.15 ARM\_SPI\_TI\_SSI

```
#define ARM_SPI_TI_SSI (4UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:91

Texas Instruments Frame Format.

#### 20.9.4.16 ARM\_SPI\_MICROWIRE

```
#define ARM_SPI_MICROWIRE (5UL << ARM\_SPI\_FRAME\_FORMAT\_Pos)
```

Location: Driver\_SPI.h:92

National Microwire Frame Format.

#### 20.9.4.17 ARM\_SPI\_DATA\_BITS\_Pos

```
#define ARM_SPI_DATA_BITS_Pos 12
```

Location: Driver\_SPI.h:95

Position of the 0th bit of the Data bits field in the ARM\_SPI structure.

#### 20.9.4.18 ARM\_SPI\_DATA\_BITS\_Msk

```
#define ARM_SPI_DATA_BITS_Msk (0x3FUL << ARM\_SPI\_DATA\_BITS\_Pos)
```

Location: Driver\_SPI.h:96

Positioning of the Data bits field in the ARM\_SPI structure.

**20.9.4.19 ARM\_SPI\_DATA\_BITS**

```
#define ARM_SPI_DATA_BITS ((n) & 0x3F) << ARM\_SPI\_DATA\_BITS\_Pos)
```

Location: Driver\_SPI.h:97

Number of Data bits.

**20.9.4.20 ARM\_SPI\_BIT\_ORDER\_Pos**

```
#define ARM_SPI_BIT_ORDER_Pos 18
```

Location: Driver\_SPI.h:100

Position of the 0th bit of the Bit order field in the ARM\_SPI structure.

**20.9.4.21 ARM\_SPI\_BIT\_ORDER\_Msk**

```
#define ARM_SPI_BIT_ORDER_Msk (1UL << ARM\_SPI\_BIT\_ORDER\_Pos)
```

Location: Driver\_SPI.h:101

Positioning of the Bit order field in the ARM\_SPI structure.

**20.9.4.22 ARM\_SPI\_MSB\_LSB**

```
#define ARM_SPI_MSB_LSB (0UL << ARM\_SPI\_BIT\_ORDER\_Pos)
```

Location: Driver\_SPI.h:102

SPI Bit order from MSB to LSB (default).

**20.9.4.23 ARM\_SPI\_LSB\_MSB**

```
#define ARM_SPI_LSB_MSB (1UL << ARM\_SPI\_BIT\_ORDER\_Pos)
```

Location: Driver\_SPI.h:103

SPI Bit order from LSB to MSB.



**20.9.4.24 ARM\_SPI\_SS\_MASTER\_MODE\_Pos**

```
#define ARM_SPI_SS_MASTER_MODE_Pos 19
```

Location: Driver\_SPI.h:106

Position of the 0th bit of the Slave Select Master Mode field in the ARM\_SPI structure.

**20.9.4.25 ARM\_SPI\_SS\_MASTER\_MODE\_Msk**

```
#define ARM_SPI_SS_MASTER_MODE_Msk (3UL << ARM\_SPI\_SS\_MASTER\_MODE\_Pos)
```

Location: Driver\_SPI.h:107

Positioning of the Slave Select Master Mode field in the ARM\_SPI structure.

**20.9.4.26 ARM\_SPI\_SS\_MASTER\_UNUSED**

```
#define ARM_SPI_SS_MASTER_UNUSED (0UL << ARM\_SPI\_SS\_MASTER\_MODE\_Pos)
```

Location: Driver\_SPI.h:108

SPI Slave Select when Master: Not used (default).

**20.9.4.27 ARM\_SPI\_SS\_MASTER\_SW**

```
#define ARM_SPI_SS_MASTER_SW (1UL << ARM\_SPI\_SS\_MASTER\_MODE\_Pos)
```

Location: Driver\_SPI.h:109

SPI Slave Select when Master: Software controlled.

**20.9.4.28 ARM\_SPI\_SS\_MASTER\_HW\_OUTPUT**

```
#define ARM_SPI_SS_MASTER_HW_OUTPUT (2UL << ARM\_SPI\_SS\_MASTER\_MODE\_Pos)
```

Location: Driver\_SPI.h:110

## Montana Firmware Reference

SPI Slave Select when Master: Hardware controlled Output.

**20.9.4.29 ARM\_SPI\_SS\_MASTER\_HW\_INPUT**

```
#define ARM_SPI_SS_MASTER_HW_INPUT (3UL << ARM\_SPI\_SS\_MASTER\_MODE\_Pos)
```

Location: Driver\_SPI.h:111

SPI Slave Select when Master: Hardware monitored Input.

**20.9.4.30 ARM\_SPI\_SS\_SLAVE\_MODE\_Pos**

```
#define ARM_SPI_SS_SLAVE_MODE_Pos 21
```

Location: Driver\_SPI.h:112

Position of the 0th bit of the Slave Select Slave Mode field in the ARM\_SPI structure.

**20.9.4.31 ARM\_SPI\_SS\_SLAVE\_MODE\_Msk**

```
#define ARM_SPI_SS_SLAVE_MODE_Msk (1UL << ARM\_SPI\_SS\_SLAVE\_MODE\_Pos)
```

Location: Driver\_SPI.h:113

Positioning of the Slave Select Slave mode field in the ARM\_SPI structure.

**20.9.4.32 ARM\_SPI\_SS\_SLAVE\_HW**

```
#define ARM_SPI_SS_SLAVE_HW (0UL << ARM\_SPI\_SS\_SLAVE\_MODE\_Pos)
```

Location: Driver\_SPI.h:114

SPI Slave Select when Slave: Hardware monitored (default).

**20.9.4.33 ARM\_SPI\_SS\_SLAVE\_SW**

```
#define ARM_SPI_SS_SLAVE_SW (1UL << ARM\_SPI\_SS\_SLAVE\_MODE\_Pos)
```

Location: Driver\_SPI.h:115

SPI Slave Select when Slave: Software controlled.

#### 20.9.4.34 ARM\_SPI\_SET\_BUS\_SPEED

```
#define ARM_SPI_SET_BUS_SPEED (0x10UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:119

Set Bus Speed in bps; arg = value.

#### 20.9.4.35 ARM\_SPI\_GET\_BUS\_SPEED

```
#define ARM_SPI_GET_BUS_SPEED (0x11UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:120

Get Bus Speed in bps.

#### 20.9.4.36 ARM\_SPI\_SET\_DEFAULT\_TX\_VALUE

```
#define ARM_SPI_SET_DEFAULT_TX_VALUE (0x12UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:121

Set default Transmit value; arg = value.

#### 20.9.4.37 ARM\_SPI\_CONTROL\_SS

```
#define ARM_SPI_CONTROL_SS (0x13UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:122

Control Slave Select; arg: 0=inactive, 1=active.

#### 20.9.4.38 ARM\_SPI\_ABORT\_TRANSFER

```
#define ARM_SPI_ABORT_TRANSFER (0x14UL << ARM\_SPI\_CONTROL\_Pos)
```

Location: Driver\_SPI.h:123

Abort current data transfer.

#### 20.9.4.39 ARM\_SPI\_SS\_INACTIVE

```
#define ARM_SPI_SS_INACTIVE 0
```

Location: Driver\_SPI.h:127

SPI Slave Select Signal Inactive.

#### 20.9.4.40 ARM\_SPI\_SS\_ACTIVE

```
#define ARM_SPI_SS_ACTIVE 1
```

Location: Driver\_SPI.h:128

SPI Slave Select Signal Active.

#### 20.9.4.41 ARM\_SPI\_ERROR\_MODE

```
#define ARM_SPI_ERROR_MODE (ARM\_DRIVER\_ERROR\_SPECIFIC - 1)
```

Location: Driver\_SPI.h:132

Specified Mode not supported.

#### 20.9.4.42 ARM\_SPI\_ERROR\_FRAME\_FORMAT

```
#define ARM_SPI_ERROR_FRAME_FORMAT (ARM\_DRIVER\_ERROR\_SPECIFIC - 2)
```

Location: Driver\_SPI.h:133

Specified Frame Format not supported.

#### 20.9.4.43 ARM\_SPI\_ERROR\_DATA\_BITS

```
#define ARM_SPI_ERROR_DATA_BITS (ARM\_DRIVER\_ERROR\_SPECIFIC - 3)
```

Location: Driver\_SPI.h:134

Specified number of Data bits not supported.

#### 20.9.4.44 ARM\_SPI\_ERROR\_BIT\_ORDER

```
#define ARM_SPI_ERROR_BIT_ORDER (ARM\_DRIVER\_ERROR\_SPECIFIC - 4)
```

Location: Driver\_SPI.h:135

Specified Bit order not supported.

#### 20.9.4.45 ARM\_SPI\_ERROR\_SS\_MODE

```
#define ARM_SPI_ERROR_SS_MODE (ARM\_DRIVER\_ERROR\_SPECIFIC - 5)
```

Location: Driver\_SPI.h:136

Specified Slave Select Mode not supported.

#### 20.9.4.46 ARM\_SPI\_EVENT\_TRANSFER\_COMPLETE

```
#define ARM_SPI_EVENT_TRANSFER_COMPLETE (1UL << 0)
```

Location: Driver\_SPI.h:152

Data Transfer completed.

SPI Event

#### 20.9.4.47 ARM\_SPI\_EVENT\_DATA\_LOST

```
#define ARM_SPI_EVENT_DATA_LOST (1UL << 1)
```

Location: Driver\_SPI.h:153

Data lost: Receive overflow / Transmit underflow.

**20.9.4.48 ARM\_SPI\_EVENT\_MODE\_FAULT**

```
#define ARM_SPI_EVENT_MODE_FAULT (1UL << 2)
```

Location: Driver\_SPI.h:154

Master Mode Fault (SS deactivated when Master).

**20.9.5 CMSIS SPI Driver Function Documentation****20.9.5.1 ARM\_SPI\_GetVersion**

[ARM\\_DRIVER\\_VERSION](#) ARM\_SPI\_GetVersion()

Location: Driver\_SPI.c:42

Get driver version.

Returns:

[ARM\\_DRIVER\\_VERSION](#)

**20.9.5.2 ARM\_SPI\_GetCapabilities**

[ARM\\_SPI\\_CAPABILITIES](#) ARM\_SPI\_GetCapabilities()

Location: Driver\_SPI.c:47

Get driver capabilities.

Returns:

[ARM\\_SPI\\_CAPABILITIES](#)

## Montana Firmware Reference

**20.9.5.3 ARM\_SPI\_Initialize**

```
int32_t ARM_SPI_Initialize(ARM\_SPI\_SignalEvent\_t cb_event)
```

Location: Driver\_SPI.c:52

Initialize SPI Interface.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>cb_event</i>	Pointer to <a href="#">ARM_SPI_SignalEvent</a>

**20.9.5.4 ARM\_SPI\_Uninitialize**

```
int32_t ARM_SPI_Uninitialize()
```

Location: Driver\_SPI.c:56

De-initialize SPI Interface.

Returns:

[execution status](#)

**20.9.5.5 ARM\_SPI\_PowerControl**

```
int32_t ARM_SPI_PowerControl(ARM\_POWER\_STATE state)
```

Location: Driver\_SPI.c:60

Control SPI Interface Power.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>state</i>	Power state

#### 20.9.5.6 ARM\_SPI\_Send

```
int32_t ARM_SPI_Send(const void * data, uint32_t num)
```

Location: Driver\_SPI.c:76

Start sending data to SPI transmitter.

Returns:

[execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>data</i>	Pointer to buffer with data to send to SPI transmitter
in	<i>num</i>	Number of data items to send

#### 20.9.5.7 ARM\_SPI\_Receive

```
int32_t ARM_SPI_Receive(void * data, uint32_t num)
```

Location: Driver\_SPI.c:80



Start receiving data from SPI receiver.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
out	<i>data</i>	Pointer to buffer for data to receive from SPI receiver
in	<i>num</i>	Number of data items to receive

#### 20.9.5.8 ARM\_SPI\_Transfer

```
int32_t ARM_SPI_Transfer(const void * data_out, void * data_in, uint32_t num)
```

Location: Driver\_SPI.c:84

Start sending/receiving data to/from SPI transmitter/receiver.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>data_out</i>	Pointer to buffer with data to send to SPI transmitter
out	<i>data_in</i>	Pointer to buffer for data to receive from SPI receiver
in	<i>num</i>	Number of data items to transfer

**20.9.5.9 ARM\_SPI\_GetDataCount**

```
uint32_t ARM_SPI_GetDataCount()
```

Location: Driver\_SPI.c:88

Get transferred data count.

Returns:

number of data items transferred

**20.9.5.10 ARM\_SPI\_Control**

```
int32_t ARM_SPI_Control(uint32_t control, uint32_t arg)
```

Location: Driver\_SPI.c:92

Control SPI Interface.

Returns:

common [execution status](#) and driver specific [spi execution status](#)

**Parameters**

Direction	Name	Description
in	<i>control</i>	Operation
in	<i>arg</i>	Argument of operation (optional)

**20.9.5.11 ARM\_SPI\_GetStatus**

```
ARM\_SPI\_STATUS ARM_SPI_GetStatus()
```

Location: Driver\_SPI.c:125

Get SPI status.

Returns:

SPI status [ARM\\_SPI\\_STATUS](#)

#### 20.9.5.12 ARM\_SPI\_SignalEvent

```
void ARM_SPI_SignalEvent(uint32_t event)
```

Location: Driver\_SPI.c:129

Signal SPI Events.

Returns:

none

#### Parameters

Direction	Name	Description
in	<i>event</i>	<a href="#">SPI_events</a> notification mask

### 20.10 CMSIS TIMER DRIVER

CMSIS Timer Driver Reference.

#### 20.10.1 Summary

#### Typedefs

- [TIMER\\_SEL\\_t](#): Timer selection.
- [TIMER\\_MODE\\_t](#): Timer mode selection.
- [TIMER\\_CLKSRC\\_t](#): Timer clock source selection.

## Montana Firmware Reference

- [TIMER\\_PRESCALE\\_t](#) : Timer prescale values selection.
- [TIMER\\_MULTI\\_COUNT\\_t](#) : Timer multi-count values selection.
- [TIMER\\_GPIO\\_STATUS\\_t](#) : Timer GPIO status.
- [TIMER\\_GPIO\\_INT\\_MODE\\_t](#) : Timer GPIO capture mode.
- [TIMER\\_GPIO\\_t](#) : Timer GPIO interrupt selection.
- [TIMER\\_SYSTICK\\_CLKSRC\\_t](#) : Timer SysTick Clock sources.
- [ADC\\_EVENT\\_t](#) : Timer interrupt events selection.
- [TIMER\\_SignalEvent\\_t](#) : Pointer to [TIMER\\_SignalEvent](#) : Signal Timer event.
- [TIMER\\_t](#) : Timer Driver configuration.
- [SYSTICK\\_t](#) : SysTick Driver configuration.
- [TIMER\\_CFG\\_t](#) : Common TIMER driver configuration.
- [TIMER\\_PRI\\_CFG\\_t](#) : Timer interrupt priority configuration.
- [DRIVER\\_TIMER\\_t](#) : Access structure of the TIMER Driver.

**Data Structures**

- [TIMER\\_t](#) : Timer Driver configuration.
- [SYSTICK\\_t](#) : SysTick Driver configuration.
- [TIMER\\_PRI\\_CFG\\_t](#) : Timer interrupt priority configuration.
- [DRIVER\\_TIMER\\_t](#) : Access structure of the TIMER Driver.

**Enumerations**

- [TIMER\\_SEL\\_t](#) : Timer selection.
- [TIMER\\_MODE\\_t](#) : Timer mode selection.
- [TIMER\\_CLKSRC\\_t](#) : Timer clock source selection.
- [TIMER\\_PRESCALE\\_t](#) : Timer prescale values selection.
- [TIMER\\_MULTI\\_COUNT\\_t](#) : Timer multi-count values selection.
- [TIMER\\_GPIO\\_STATUS\\_t](#) : Timer GPIO status.
- [TIMER\\_GPIO\\_INT\\_MODE\\_t](#) : Timer GPIO capture mode.
- [TIMER\\_GPIO\\_t](#) : Timer GPIO interrupt selection.
- [TIMER\\_SYSTICK\\_CLKSRC\\_t](#) : Timer SysTick Clock sources.
- [ADC\\_EVENT\\_t](#) : Timer interrupt events selection.

**Macros**

- [ARM\\_TIMER\\_API\\_VERSION](#) : Timer API version.
- [TIMER\\_ERROR\\_UNCONFIGURED](#) : Driver has not been configured yet.

**Functions**

- [TIMER\\_GetVersion](#) : Get driver version.
- [TIMER\\_Initialize](#) : Initialize Timer driver with default configuration.
- [TIMER\\_Configure](#) : Configure particular Timer.
- [TIMER\\_SetInterruptPriority](#) : Configure the Timer interrupt priority.

## Montana Firmware Reference

- [TIMER\\_Start](#) : Starts the Timer.
- [TIMER\\_Stop](#) : Stops the Timer.
- [TIMER\\_SetValue](#) : Sets the timeout / reload value of the selected Timer.
- [TIMER\\_GetValue](#) : Returns the current value of Timer.
- [TIMER\\_GetValueCapture](#) : Returns the current value of Timer.
- [TIMER\\_GetSysTickState](#) : Returns 1 if SysTick has already reached 0.
- [TIMER\\_SignalEvent](#) : Signal Timer events.
- [TIMER\\_SetGPIOInterrupt](#) : Set GPIO interrupt capture status.

## 20.10.2 CMSIS Timer Driver Typedef Documentation

### 20.10.2.1 TIMER\_SEL\_t

typedef enum [TIMER\\_SEL\\_t](#) TIMER\_SEL\_t

Location: Driver\_TIMER.h:49

Timer selection.

### 20.10.2.2 TIMER\_MODE\_t

typedef enum [TIMER\\_MODE\\_t](#) TIMER\_MODE\_t

Location: Driver\_TIMER.h:57

Timer mode selection.

### 20.10.2.3 TIMER\_CLKSRC\_t

typedef enum [TIMER\\_CLKSRC\\_t](#) TIMER\_CLKSRC\_t

Location: Driver\_TIMER.h:65

Timer clock source selection.

### 20.10.2.4 TIMER\_PRESCALE\_t

typedef enum [TIMER\\_PRESCALE\\_t](#) TIMER\_PRESCALE\_t

Location: Driver\_TIMER.h:79

Timer prescale values selection.

#### 20.10.2.5 TIMER\_MULTI\_COUNT\_t

```
typedef enum TIMER\_MULTI\_COUNT\_t TIMER_MULTI_COUNT_t
```

Location: Driver\_TIMER.h:93

Timer multi-count values selection.

#### 20.10.2.6 TIMER\_GPIO\_STATUS\_t

```
typedef enum TIMER\_GPIO\_STATUS\_t TIMER_GPIO_STATUS_t
```

Location: Driver\_TIMER.h:101

Timer GPIO status.

#### 20.10.2.7 TIMER\_GPIO\_INT\_MODE\_t

```
typedef enum TIMER\_GPIO\_INT\_MODE\_t TIMER_GPIO_INT_MODE_t
```

Location: Driver\_TIMER.h:109

Timer GPIO capture mode.

#### 20.10.2.8 TIMER\_GPIO\_t

```
typedef enum TIMER\_GPIO\_t TIMER_GPIO_t
```

Location: Driver\_TIMER.h:119

Timer GPIO interrupt selection.

#### 20.10.2.9 TIMER\_SYSTICK\_CLKSRC\_t

```
typedef enum TIMER\_SYSTICK\_CLKSRC\_t TIMER_SYSTICK_CLKSRC_t
```

Location: Driver\_TIMER.h:127

Timer SysTick Clock sources.

#### 20.10.2.10 ADC\_EVENT\_t

```
typedef enum ADC\_EVENT\_t ADC_EVENT_t
```

Location: Driver\_TIMER.h:138

Timer interrupt events selection.

#### 20.10.2.11 TIMER\_SignalEvent\_t

```
typedef void(* TIMER_SignalEvent_t
```

Location: Driver\_TIMER.h:207

Pointer to [TIMER\\_SignalEvent](#) : Signal Timer event.

#### 20.10.2.12 TIMER\_t

```
typedef struct TIMER\_t TIMER_t
```

Location: Driver\_TIMER.h:223

Timer Driver configuration.

#### 20.10.2.13 SYSTICK\_t

```
typedef struct SYSTICK\_t SYSTICK_t
```

Location: Driver\_TIMER.h:233

SysTick Driver configuration.

#### 20.10.2.14 TIMER\_CFG\_t

```
typedef union _TIMER_CFG_t TIMER_CFG_t
```

Location: Driver\_TIMER.h:242

Common TIMER driver configuration.

#### 20.10.2.15 TIMER\_PRI\_CFG\_t

```
typedef struct TIMER\_PRI\_CFG\_t TIMER_PRI_CFG_t
```

Location: Driver\_TIMER.h:253

Timer interrupt priority configuration.

#### 20.10.2.16 DRIVER\_TIMER\_t

```
typedef struct DRIVER\_TIMER\_t DRIVER_TIMER_t
```

Location: Driver\_TIMER.h:270

Access structure of the TIMER Driver.

### 20.10.3 CMSIS Timer Driver Data Structures Type Documentation

#### 20.10.3.1 \_TIMER\_t

Location: Driver\_TIMER.h:212

Timer Driver configuration.

##### Data Fields

Type	Name	Description
<a href="#">TIMER_MODE_t</a>	<i>mode</i>	Timer mode to be used.
<a href="#">TIMER_CLKSRC_t</a>	<i>clk_src</i>	Clock source to be used.



## Montana Firmware Reference

<a href="#"><u>TIMER_GPIO_INT_MODE_t</u></a>	<i>gpio_mode</i>	GPIO capture mode to be used.
uint32_t	<i>__pad0__</i>	Reserved.
<a href="#"><u>TIMER_PRESCALE_t</u></a>	<i>prescale_val</i>	Timer prescale value.
<a href="#"><u>TIMER_MULTI_COUNT_t</u></a>	<i>multi_cnt</i>	Multi count value.
uint32_t	<i>__pad1__</i>	Reserved.
<a href="#"><u>TIMER_GPIO_t</u></a>	<i>gpio_int</i>	GPIO value.
uint32_t	<i>timeout_val</i>	Timer timeout value.

**20.10.3.2 \_SYSTICK\_t**

Location: Driver\_TIMER.h:228

SysTick Driver configuration.

**Data Fields**

Type	Name	Description
<a href="#"><u>TIMER_SYSTICK_CLKSRC_t</u></a>	<i>clk_src</i>	Clock source to be used.
uint32_t	<i>__pad0__</i>	Reserved.
uint32_t	<i>reload_val</i>	SysTick value.

**20.10.3.3 \_TIMER\_PRI\_CFG\_t**

Location: Driver\_TIMER.h:247

Timer interrupt priority configuration.

**Data Fields**

## Montana Firmware Reference

Type	Name	Description
uint32_t	<i>preempt_pri</i>	Preempt priority.
uint32_t	<i>__pad0__</i>	Reserved.
uint32_t	<i>subgrp_pri</i>	Subgroup priority.
uint32_t	<i>__pad1__</i>	Reserved.

## 20.10.3.4 \_DRIVER\_TIMER\_t

Location: Driver\_TIMER.h:258

Access structure of the TIMER Driver.

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">TIMER_GetVersion</a> : Get driver version.
int32_t (*)	<i>Initialize</i> )(TIMER_SignalEvent_t cb)	Pointer to <a href="#">TIMER_Initialize</a> : Initialize Timer driver.
int32_t (*)	<i>Configure</i> )(TIMER_SEL_t sel, const TIMER_CFG_t *cfg)	Pointer to <a href="#">TIMER_Configure</a> : Configure driver.
int32_t (*)	<i>SetInterruptPriority</i> )(TIMER_SEL_t sel, const TIMER_PRI_CFG_t *pri)	Pointer to <a href="#">TIMER_SetInterruptPriority</a> : Configure Timer interrupt priority.
int32_t (*)	<i>Start</i> )(TIMER_SEL_t sel)	Pointer to <a href="#">TIMER_Start</a> : Start particular Timer.
int32_t (*)	<i>Stop</i> )(TIMER_SEL_t sel)	Pointer to <a href="#">TIMER_Stop</a> : Stop particular Timer.
int32_t (*)	<i>SetValue</i> )(TIMER_SEL_t sel, uint32_t value)	Pointer to <a href="#">TIMER_SetValue</a> : Set the particular Timer value.
int32_t (*)	<i>SetGPIOInterrupt</i> )(TIMER_SEL_t sel)	Pointer to <a href="#">TIMER_SetGPIOInterrupt</a> : Set GPIO interrupt capture status.
uint32_t (*)	<i>GetValue</i> )(TIMER_	Pointer to <a href="#">TIMER_GetValue</a> : Get the particular Timer

## Montana Firmware Reference

	<i>SEL_t sel)</i>	value.
<code>uint32_t (*</code>	<i>GetValueCapture)</i> <i>(TIMER_SEL_t sel)</i>	Pointer to <a href="#">TIMER_GetValueCapture</a> : Get the Timer GPIO Interrupt Captured Value.
<code>uint32_t (*</code>	<i>GetSysTickState)(void)</i>	Pointer to <a href="#">TIMER_GetSysTickState</a> : Returns 1 if SysTick has already reached 0.

## 20.10.4 CMSIS Timer Driver Enumeration Type Documentation

## 20.10.4.1 \_TIMER\_SEL\_t

Location: Driver\_TIMER.h:43

Timer selection.

**Members**

- `TIMER_0 = 0`

Timer module 0.

- `TIMER_1 = 1`

Timer module 1.

- `TIMER_2 = 2`

Timer module 2.

- `TIMER_3 = 3`

Timer module 3.

- `TIMER_SYSTICK = 4`

Timer module SysTick.

#### 20.10.4.2 `_TIMER_MODE_t`

Location: `Driver_TIMER.h:54`

Timer mode selection.

##### Members

- `TIMER_MODE_SHOT = 0x0U`

Timer mode = `TIMER_SHOT_MODE_BITBAND`.

- `TIMER_MODE_FREE_RUN = 0x1U`

Timer mode = `TIMER_FREE_RUN_BITBAND`.

#### 20.10.4.3 \_TIMER\_CLKSRC\_t

Location: Driver\_TIMER.h:62

Timer clock source selection.

##### Members

- `TIMER_SLOWCLOCK_DIV32 = 0x0U`

Timer src = SLOWCLOCK DIV32.

- `TIMER_SLOWCLOCK_DIV2 = 0x1U`

Timer src = SLOWCLOCK DIV2.

#### 20.10.4.4 \_TIMER\_PRESCALE\_t

Location: Driver\_TIMER.h:70

Timer prescale values selection.

##### Members

- `TIMER_PRESCALE_VAL_1 = 0x0U`

Timer prescale = 1.

- `TIMER_PRESCALE_VAL_2 = 0x1U`

Timer prescale = 2.

- `TIMER_PRESCALE_VAL_4 = 0x2U`

Timer prescale = 4.

- `TIMER_PRESCALE_VAL_8 = 0x3U`

Timer prescale = 8.

- `TIMER_PRESCALE_VAL_16 = 0x4U`

Timer prescale = 16.

- `TIMER_PRESCALE_VAL_32 = 0x5U`

Timer prescale = 32.

- `TIMER_PRESCALE_VAL_64 = 0x6U`

Timer prescale = 64.

- `TIMER_PRESCALE_VAL_128 = 0x7U`

Timer prescale = 128.

#### 20.10.4.5 `_TIMER_MULTI_COUNT_t`

Location: `Driver_TIMER.h:84`

Timer multi-count values selection.

##### Members

- `TIMER_MULTI_COUNT_VAL_1 = 0x0U`

Timer multiCount = 1.

- `TIMER_MULTI_COUNT_VAL_2 = 0x1U`

Timer multiCount = 2.

- `TIMER_MULTI_COUNT_VAL_3 = 0x2U`

Timer multiCount = 3.

- `TIMER_MULTI_COUNT_VAL_4 = 0x3U`

Timer multiCount = 4.

- `TIMER_MULTI_COUNT_VAL_5 = 0x4U`

Timer multiCount = 5.

- `TIMER_MULTI_COUNT_VAL_6 = 0x5U`

Timer multiCount = 6.

- `TIMER_MULTI_COUNT_VAL_7 = 0x6U`

Timer multiCount = 7.

- `TIMER_MULTI_COUNT_VAL_8 = 0x7U`

Timer multiCount = 8.

#### 20.10.4.6 `_TIMER_GPIO_STATUS_t`

Location: `Driver_TIMER.h`:98

Timer GPIO status.

##### Members

- `TIMER_GPIO_INT_DISABLE_STATUS = 0x0U`

Timer GPIO status = disable.

- `TIMER_GPIO_INT_ENABLE_STATUS = 0x1U`

Timer GPIO status = enable.



#### 20.10.4.7 \_TIMER\_GPIO\_INT\_MODE\_t

Location: Driver\_TIMER.h:106

Timer GPIO capture mode.

##### Members

- `TIMER_GPIO_SINGLE_MODE = 0x0U`

Timer capture mode = single.

- `TIMER_GPIO_CONTINUOUS_MODE = 0x1U`

Timer capture mode = continuous.

#### 20.10.4.8 \_TIMER\_GPIO\_t

Location: Driver\_TIMER.h:114

Timer GPIO interrupt selection.

##### Members

- `TIMER_GPIO_0 = 0x0U`

Timer GPIO interrupt 0.

- `TIMER_GPIO_1 = 0x1U`

Timer GPIO interrupt 1.

- `TIMER_GPIO_2 = 0x2U`

Timer GPIO interrupt 2.

- `TIMER_GPIO_3 = 0x3U`

Timer GPIO interrupt 3.

#### 20.10.4.9 `_TIMER_SYSTICK_CLKSRC_t`

Location: `Driver_TIMER.h`:124

Timer SysTick Clock sources.

##### Members

- `SYSTICK_CLKSOURCE_EXTREFCLK = 0x0U`

SysTick Timer CLK src = external ref.

- `SYSTICK_CLKSOURCE_CORECLK = 0x1U`

SysTick Timer CLK src = core CLK.

#### 20.10.4.10 \_ADC\_EVENT\_t

Location: Driver\_TIMER.h:132

Timer interrupt events selection.

##### Members

- `TIMER_TIMER0_EVENT = 1 << TIMER_0`

Timer0 event.

- `TIMER_TIMER1_EVENT = 1 << TIMER_1`

Timer1 event.

- `TIMER_TIMER2_EVENT = 1 << TIMER_2`

Timer2 event.

- `TIMER_TIMER3_EVENT = 1 << TIMER_3`

Timer3 event.

- `TIMER_SYSTICK_EVENT = 1 << TIMER_SYSTICK`

SysTick event.

## 20.10.5 CMSIS Timer Driver Macro Definition Documentation

### 20.10.5.1 ARM\_TIMER\_API\_VERSION

```
#define ARM_TIMER_API_VERSION ARM\_DRIVER\_VERSION\_MAJOR\_MINOR(1,0)
```

Location: Driver\_TIMER.h:36

Timer API version.

### 20.10.5.2 TIMER\_ERROR\_UNCONFIGURED

```
#define TIMER_ERROR_UNCONFIGURED (ARM\_DRIVER\_ERROR\_SPECIFIC - 1)
```

Location: Driver\_TIMER.h:141

Driver has not been configured yet.

## 20.10.6 CMSIS Timer Driver Function Documentation

### 20.10.6.1 TIMER\_GetVersion

```
ARM\_DRIVER\_VERSION TIMER_GetVersion()
```

Location: Driver\_Timer.c:21

Get driver version.

Returns:

[ARM DRIVER VERSION](#)**20.10.6.2 TIMER\_Initialize**

```
int32_t TIMER_Initialize(TIMER\_SignalEvent t cb)
```

Location: Driver\_Timer.c:22

Initialize Timer driver with default configuration.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>cb</i>	Pointer to <a href="#">TIMER_SignalEvent</a>

**20.10.6.3 TIMER\_Configure**

```
int32_t TIMER_Configure(TIMER\_SEL t sel, const TIMER\_CFG t * cfg)
```

Location: Driver\_Timer.c:23

Configure particular Timer.

Returns:

[execution status](#)

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>sel</i>	Timer to be configured ( <a href="#">TIMER_SEL_t</a> )
in	<i>cfg</i>	Pointer to <a href="#">TIMER_CFG_t</a>

**20.10.6.4 TIMER\_SetInterruptPriority**

```
int32_t TIMER_SetInterruptPriority(TIMER\_SEL\_t sel, const TIMER\_PRI\_CFG\_t * cfg)
```

Location: Driver\_Timer.c:24

Configure the Timer interrupt priority.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer to be configured ( <a href="#">TIMER_SEL_t</a> )
in	<i>cfg</i>	Pointer to <a href="#">TIMER_PRI_CFG_t</a>

**20.10.6.5 TIMER\_Start**

```
int32_t TIMER_Start(TIMER\_SEL\_t sel)
```

Location: Driver\_Timer.c:25

Starts the Timer.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer number to be started ( <a href="#">TIMER_SEL t</a> )

**20.10.6.6 TIMER\_Stop**

```
int32_t TIMER_Stop(TIMER\_SEL t sel)
```

Location: Driver\_Timer.c:26

Stops the Timer.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer number to be stopped ( <a href="#">TIMER_SEL t</a> )

**20.10.6.7 TIMER\_SetValue**

```
int32_t TIMER_SetValue(TIMER\_SEL t sel, uint32_t val)
```

Location: Driver\_Timer.c:27

Sets the timeout / reload value of the selected Timer.

Returns:

[execution status](#) of error status

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer value to be read ( <a href="#">TIMER_SEL t</a> )
in	<i>val</i>	Timer value to be set

**20.10.6.8 TIMER\_GetValue**

```
uint32_t TIMER_GetValue(TIMER\_SEL t sel)
```

Location: Driver\_Timer.c:29

Returns the current value of Timer.

Returns:

Timer value or 0 if Timer was not enabled

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer value to be read ( <a href="#">TIMER_SEL t</a> )

**20.10.6.9 TIMER\_GetValueCapture**

```
uint32_t TIMER_GetValueCapture(TIMER\_SEL t sel)
```

Location: Driver\_Timer.c:30

Returns the current value of Timer.

Returns:



Timer capture value or 0 if Timer was not enabled

#### Parameters

Direction	Name	Description
in	<i>sel</i>	Timer value to be read ( <a href="#">TIMER_SEL_t</a> )

#### 20.10.6.10 TIMER\_GetSysTickState

```
uint32_t TIMER_GetSysTickState()
```

Location: Driver\_Timer.c:31

Returns 1 if SysTick has already reached 0.

Returns:

SysTick status or 0 if SysTick was not enabled

#### 20.10.6.11 TIMER\_SignalEvent

```
void TIMER_SignalEvent(uint32_t event)
```

Location: Driver\_Timer.c:33

Signal Timer events.

Returns:

none

#### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>event</i>	Notification mask

**20.10.6.12 TIMER\_SetGPIOInterrupt**

```
int32_t TIMER_SetGPIOInterrupt(TIMER\_SEL t sel)
```

Location: Driver\_Timer.c:28

Set GPIO interrupt capture status.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>sel</i>	Timer value to be read ( <a href="#">TIMER_SEL t</a> )

**20.11 CMSIS USART DRIVER**

CMSIS USART Driver Reference.

**20.11.1 Summary****Typedefs**

- [ARM\\_USART\\_STATUS](#) : USART Status.
- [ARM\\_USART\\_MODEM\\_CONTROL](#) : USART Modem Control.
- [ARM\\_USART\\_MODEM\\_STATUS](#) : USART Modem Status.
- [ARM\\_USART\\_SignalEvent t](#) : Pointer to [ARM\\_USART\\_SignalEvent](#) : Signal USART Event.
- [ARM\\_USART\\_CAPABILITIES](#) : USART Device Driver Capabilities.
- [ARM\\_DRIVER\\_USART](#) : Access structure of the USART Driver.

**Data Structures**

## Montana Firmware Reference

- [ARM\\_USART\\_STATUS](#) : USART Status.
- [ARM\\_USART\\_MODEM\\_STATUS](#) : USART Modem Status.
- [ARM\\_USART\\_CAPABILITIES](#) : USART Device Driver Capabilities.
- [ARM\\_DRIVER\\_USART](#) : Access structure of the USART Driver.

## Enumerations

- [ARM\\_USART\\_MODEM\\_CONTROL](#) : USART Modem Control.

## Macros

- [ARM\\_USART\\_API\\_VERSION](#) : API version.
- [ARM\\_USART\\_CONTROL\\_Pos](#) : Position of the 0th bit of the USART control field in the ARM\_USART structure.
- [ARM\\_USART\\_CONTROL\\_Msk](#) : Positioning of USART control field in the ARM\_USART structure.
- [ARM\\_USART\\_MODE\\_ASYNCHRONOUS](#) : UART (Asynchronous); arg = Baudrate.
- [ARM\\_USART\\_MODE\\_SYNCHRONOUS\\_MASTER](#) : Synchronous Master (generates clock signal); arg = Baudrate.
- [ARM\\_USART\\_MODE\\_SYNCHRONOUS\\_SLAVE](#) : Synchronous Slave (external clock signal).
- [ARM\\_USART\\_MODE\\_SINGLE\\_WIRE](#) : UART Single-wire (half-duplex); arg = Baudrate.
- [ARM\\_USART\\_MODE\\_IRDA](#) : UART IrDA; arg = Baudrate.
- [ARM\\_USART\\_MODE\\_SMART\\_CARD](#) : UART Smart Card; arg = Baudrate.
- [ARM\\_USART\\_DATA\\_BITS\\_Pos](#) : Position of the 0th bit of the Data bits field in the ARM\_USART structure.
- [ARM\\_USART\\_DATA\\_BITS\\_Msk](#) : Positioning of the Data bits field in the ARM\_USART structure.
- [ARM\\_USART\\_DATA\\_BITS\\_5](#) : 5 data bits.
- [ARM\\_USART\\_DATA\\_BITS\\_6](#) : 6 data bits.
- [ARM\\_USART\\_DATA\\_BITS\\_7](#) : 7 data bits.
- [ARM\\_USART\\_DATA\\_BITS\\_8](#) : 8 data bits (default).
- [ARM\\_USART\\_DATA\\_BITS\\_9](#) : 9 data bits.
- [ARM\\_USART\\_PARITY\\_Pos](#) : Position of the 0th bit of the Mode parameters Parity field in the ARM\_USART structure.
- [ARM\\_USART\\_PARITY\\_Msk](#) : Positioning of the Mode parameters Parity field in the ARM\_USART structure.
- [ARM\\_USART\\_PARITY\\_NONE](#) : No parity (default).
- [ARM\\_USART\\_PARITY\\_EVEN](#) : Even parity.
- [ARM\\_USART\\_PARITY\\_ODD](#) : Odd parity.
- [ARM\\_USART\\_STOP\\_BITS\\_Pos](#) : Position of the 0th bit of the Mode parameters Stop bits field in the ARM\_USART structure.
- [ARM\\_USART\\_STOP\\_BITS\\_Msk](#) : Positioning of the Mode parameters Stop bits field in the ARM\_USART structure.
- [ARM\\_USART\\_STOP\\_BITS\\_1](#) : 1 stop bit (default).
- [ARM\\_USART\\_STOP\\_BITS\\_2](#) : 2 stop bits.
- [ARM\\_USART\\_STOP\\_BITS\\_1\\_5](#) : 1.5 stop bits.
- [ARM\\_USART\\_STOP\\_BITS\\_0\\_5](#) : 0.5 stop bits.
- [ARM\\_USART\\_FLOW\\_CONTROL\\_Pos](#) : Position of the 0th bit of the Mode parameters Flow control field in the ARM\_USART structure.
- [ARM\\_USART\\_FLOW\\_CONTROL\\_Msk](#) : Positioning of the Mode parameters Flow control field in the ARM\_USART structure.

## Montana Firmware Reference

- [ARM USART FLOW CONTROL NONE](#) : No flow control (default).
- [ARM USART FLOW CONTROL RTS](#) : RTS flow control.
- [ARM USART FLOW CONTROL CTS](#) : CTS flow control.
- [ARM USART FLOW CONTROL RTS CTS](#) : RTS/CTS flow control.
- [ARM USART CPOL Pos](#) : Position of the 0th bit of the Mode parameters Clock polarity field in the ARM\_USART structure.
- [ARM USART CPOL Msk](#) : Positioning of the Mode parameters Clock polarity field in the ARM\_USART structure.
- [ARM USART CPOL0](#) : CPOL = 0 (default).
- [ARM USART CPOL1](#) : CPOL = 1.
- [ARM USART CPHA Pos](#) : Position of the 0th bit of the Mode parameters Clock phase field in the ARM\_USART structure.
- [ARM USART CPHA Msk](#) : Positioning of the Mode parameters Clock phase field in the ARM\_USART structure.
- [ARM USART CPHA0](#) : CPHA = 0 (default).
- [ARM USART CPHA1](#) : CPHA = 1.
- [ARM USART SET DEFAULT TX VALUE](#) : Set default transmit value (synchronous receive only); arg = value.
- [ARM USART SET IRDA PULSE](#) : Set IrDA Pulse in ns; arg: 0=3/16 of bit period.
- [ARM USART SET SMART CARD GUARD TIME](#) : Set smart card guard time; arg = number of bit periods.
- [ARM USART SET SMART CARD CLOCK](#) : Set smart card clock in Hz; arg: 0=Clock not generated.
- [ARM USART CONTROL SMART CARD NACK](#) : Smart card NACK generation; arg: 0=disabled, 1=enabled.
- [ARM USART CONTROL TX](#) : Transmitter; arg: 0=disabled, 1=enabled.
- [ARM USART CONTROL RX](#) : Receiver; arg: 0=disabled, 1=enabled.
- [ARM USART CONTROL BREAK](#) : Continuous break transmission; arg: 0=disabled, 1=enabled.
- [ARM USART ABORT SEND](#) : Abort [ARM USART Send](#).
- [ARM USART ABORT RECEIVE](#) : Abort [ARM USART Receive](#).
- [ARM USART ABORT TRANSFER](#) : Abort [ARM USART Transfer](#).
- [ARM USART ERROR MODE](#) : Specified mode not supported.
- [ARM USART ERROR BAUDRATE](#) : Specified baudrate not supported.
- [ARM USART ERROR DATA BITS](#) : Specified number of data bits not supported.
- [ARM USART ERROR PARITY](#) : Specified parity not supported.
- [ARM USART ERROR STOP BITS](#) : Specified number of stop bits not supported.
- [ARM USART ERROR FLOW CONTROL](#) : Specified flow control not supported.
- [ARM USART ERROR CPOL](#) : Specified clock polarity not supported.
- [ARM USART ERROR CPHA](#) : Specified clock phase not supported.
- [ARM USART EVENT SEND COMPLETE](#) : Send completed; however USART may still transmit data.
- [ARM USART EVENT RECEIVE COMPLETE](#) : Receive completed.
- [ARM USART EVENT TRANSFER COMPLETE](#) : Transfer completed.
- [ARM USART EVENT TX COMPLETE](#) : Transmit completed (optional).
- [ARM USART EVENT TX UNDERFLOW](#) : Transmit data not available (synchronous slave).
- [ARM USART EVENT RX OVERFLOW](#) : Receive data overflow.
- [ARM USART EVENT RX TIMEOUT](#) : Receive character timeout (optional).
- [ARM USART EVENT RX BREAK](#) : Break detected on receive.
- [ARM USART EVENT RX FRAMING ERROR](#) : Framing error detected on receive.
- [ARM USART EVENT RX PARITY ERROR](#) : Parity error detected on receive.
- [ARM USART EVENT CTS](#) : CTS state changed (optional).

## Montana Firmware Reference

- [ARM USART EVENT DSR](#) : DSR state changed (optional).
- [ARM USART EVENT DCD](#) : DCD state changed (optional).
- [ARM USART EVENT RI](#) : RI state changed (optional).

**Functions**

- [ARM USART GetVersion](#) : Get driver version.
- [ARM USART GetCapabilities](#) : Get driver capabilities.
- [ARM USART Initialize](#) : Initialize USART Interface.
- [ARM USART Uninitialize](#) : De-initialize USART Interface.
- [ARM USART PowerControl](#) : Control USART Interface Power.
- [ARM USART Send](#) : Start sending data to USART transmitter.
- [ARM USART Receive](#) : Start receiving data from USART receiver.
- [ARM USART Transfer](#) : Start sending/receiving data to/from USART transmitter/receiver.
- [ARM USART GetTxCount](#) : Get transmitted data count.
- [ARM USART GetRxCount](#) : Get received data count.
- [ARM USART Control](#) : Control USART Interface.
- [ARM USART GetStatus](#) : Get USART status.
- [ARM USART SetModemControl](#) : Set USART Modem Control line state.
- [ARM USART GetModemStatus](#) : Get USART Modem Status lines state.
- [ARM USART SignalEvent](#) : Signal USART Events.

**20.11.2 CMSIS USART Driver Typedef Documentation****20.11.2.1 ARM\_USART\_STATUS**

```
typedef struct ARM\_USART\_STATUS ARM_USART_STATUS
```

Location: Driver\_USART.h:176

USART Status.

**20.11.2.2 ARM\_USART\_MODEM\_CONTROL**

```
typedef enum ARM\_USART\_MODEM\_CONTROL ARM_USART_MODEM_CONTROL
```

Location: Driver\_USART.h:186

USART Modem Control.

**20.11.2.3 ARM\_USART\_MODEM\_STATUS**

```
typedef struct ARM\_USART\_MODEM\_STATUS ARM_USART_MODEM_STATUS
```

Location: Driver\_USART.h:197

USART Modem Status.

**20.11.2.4 ARM\_USART\_SignalEvent\_t**

```
typedef void(* ARM_USART_SignalEvent_t
```

Location: Driver\_USART.h:295

Pointer to [ARM\\_USART\\_SignalEvent](#) : Signal USART Event.

**20.11.2.5 ARM\_USART\_CAPABILITIES**

```
typedef struct ARM\_USART\_CAPABILITIES ARM_USART_CAPABILITIES
```

Location: Driver\_USART.h:324

USART Device Driver Capabilities.

**20.11.2.6 ARM\_DRIVER\_USART**

```
typedef struct ARM\_DRIVER\_USART ARM_DRIVER_USART
```

Location: Driver\_USART.h:347

Access structure of the USART Driver.

**20.11.3 CMSIS USART Driver Data Structures Type Documentation****20.11.3.1 \_ARM\_USART\_STATUS**

Location: Driver\_USART.h:167

## Montana Firmware Reference

USART Status.

#### Data Fields

Type	Name	Description
uint32_t	<i>tx_busy</i>	Transmitter busy flag.
uint32_t	<i>rx_busy</i>	Receiver busy flag.
uint32_t	<i>tx_underflow</i>	Transmit data underflow detected (cleared on start of next send operation).
uint32_t	<i>rx_overflow</i>	Receive data overflow detected (cleared on start of next receive operation).
uint32_t	<i>rx_break</i>	Break detected on receive (cleared on start of next receive operation).
uint32_t	<i>rx_framing_error</i>	Framing error detected on receive (cleared on start of next receive operation).
uint32_t	<i>rx_parity_error</i>	Parity error detected on receive (cleared on start of next receive operation).
uint32_t	<i>reserved</i>	(Reserved for future use)

#### 20.11.3.2 \_ARM\_USART\_MODEM\_STATUS

Location: Driver\_USART.h:191

USART Modem Status.

#### Data Fields

Type	Name	Description
uint32_t	<i>cts</i>	CTS state: 1=Active, 0=Inactive.
uint32_t	<i>dssr</i>	DSR state: 1=Active, 0=Inactive.
uint32_t	<i>dcd</i>	DCD state: 1=Active, 0=Inactive.
uint32_t	<i>ri</i>	RI state: 1=Active, 0=Inactive.
uint32_t	<i>reserved</i>	(Reserved for future use)

## Montana Firmware Reference

## 20.11.3.3 \_ARM\_USART\_CAPABILITIES

Location: Driver\_USART.h:301

USART Device Driver Capabilities.

## Data Fields

Type	Name	Description
uint32_t	<i>asynchronous</i>	supports UART (asynchronous) mode.
uint32_t	<i>synchronous_master</i>	supports synchronous master mode.
uint32_t	<i>synchronous_slave</i>	supports synchronous slave mode.
uint32_t	<i>single_wire</i>	supports UART single-wire mode.
uint32_t	<i>irda</i>	supports UART IrDA mode.
uint32_t	<i>smart_card</i>	supports UART smart card mode.
uint32_t	<i>smart_card_clock</i>	Smart card clock generator available.
uint32_t	<i>flow_control_rts</i>	RTS flow control available.
uint32_t	<i>flow_control_cts</i>	CTS flow control available.
uint32_t	<i>event_tx_complete</i>	Transmit completed event: <a href="#">ARM_USART_EVENT_TX_COMPLETE</a> .
uint32_t	<i>event_rx_timeout</i>	Signal receive character timeout event: <a href="#">ARM_USART_EVENT_RX_TIMEOUT</a> .
uint32_t	<i>rts</i>	RTS Line: 0=not available, 1=available.
uint32_t	<i>cts</i>	CTS Line: 0=not available, 1=available.
uint32_t	<i>dtr</i>	DTR Line: 0=not available, 1=available.
uint32_t	<i>dsr</i>	DSR Line: 0=not available, 1=available.
uint32_t	<i>dcd</i>	DCD Line: 0=not available, 1=available.
uint32_t	<i>ri</i>	RI Line: 0=not available, 1=available.
uint32_t	<i>event_cts</i>	Signal CTS change event: <a href="#">ARM_USART_EVENT_CTS</a> .
uint32_t	<i>event_dsr</i>	Signal DSR change event: <a href="#">ARM_USART_EVENT_DSR</a> .
uint32_t	<i>event_dcd</i>	Signal DCD change event: <a href="#">ARM_USART_EVENT_DCD</a> .
uint32_t	<i>event_ri</i>	Signal RI change event: <a href="#">ARM_USART_EVENT_RI</a> .
uint32_t	<i>reserved</i>	Reserved (must be zero).



## Montana Firmware Reference

## 20.11.3.4 \_ARM\_DRIVER\_USART

Location: Driver\_USART.h:330

Access structure of the USART Driver.

## Data Fields

Type	Name	Description
<a href="#">ARM_DRIVER_VERSION</a> (*)	<i>GetVersion</i> )(void)	Pointer to <a href="#">ARM_USART_GetVersion</a> : Get driver version.
<a href="#">ARM_USART_CAPABILITIES</a> (*)	<i>GetCapabilities</i> )(void)	Pointer to <a href="#">ARM_USART_GetCapabilities</a> : Get driver capabilities.
int32_t (*)	<i>Initialize</i> )(ARM_USART_SignalEvent_t cb_event)	Pointer to <a href="#">ARM_USART_Initialize</a> : Initialize USART Interface.
int32_t (*)	<i>Uninitialize</i> )(void)	Pointer to <a href="#">ARM_USART_Uninitialize</a> : De-initialize USART Interface.
int32_t (*)	<i>PowerControl</i> )(ARM_POWER_STATE state)	Pointer to <a href="#">ARM_USART_PowerControl</a> : Control USART Interface Power.
int32_t (*)	<i>Send</i> )(const void *data, uint32_t num)	Pointer to <a href="#">ARM_USART_Send</a> : Start sending data to USART transmitter.
int32_t (*)	<i>Receive</i> )(void *data, uint32_t num)	Pointer to <a href="#">ARM_USART_Receive</a> : Start receiving data from USART receiver.
int32_t (*)	<i>Transfer</i> )(const void *data_out, void *data_in, uint32_t num)	Pointer to <a href="#">ARM_USART_Transfer</a> : Start sending/receiving data to/from USART.
uint32_t (*)	<i>GetTxCount</i> )(void)	Pointer to <a href="#">ARM_USART_GetTxCount</a> : Get transmitted data count.
uint32_t (*)	<i>GetRxCount</i> )(void)	Pointer to <a href="#">ARM_USART_GetRxCount</a> : Get received data count.
int32_t (*)	<i>Control</i> )(uint32_t control, uint32_t arg)	Pointer to <a href="#">ARM_USART_Control</a> : Control USART Interface.

## Montana Firmware Reference

<a href="#">ARM_USART_STATUS</a> (*	<i>GetStatus)(void)</i>	Pointer to <a href="#">ARM_USART_GetStatus</a> : Get USART status.
int32_t (*	<i>SetModemControl)</i> ( <i>ARM_USART_</i> <i>MODEM_CONTROL</i> <i>control)</i>	Pointer to <a href="#">ARM_USART_SetModemControl</a> : Set USART modem control line state.
<a href="#">ARM_USART_MODEM_STATUS</a> (*	<i>GetModemStatus)</i> ( <i>void)</i>	Pointer to <a href="#">ARM_USART_GetModemStatus</a> : Get USART modem status lines state.

## 20.11.4 CMSIS USART Driver Enumeration Type Documentation

## 20.11.4.1 \_ARM\_USART\_MODEM\_CONTROL

Location: Driver\_USART.h:181

USART Modem Control.

## Members

- ARM\_USART\_RTS\_CLEAR

Deactivate RTS.

- ARM\_USART\_RTS\_SET

Activate RTS.

- ARM\_USART\_DTR\_CLEAR

Deactivate DTR.

- ARM\_USART\_DTR\_SET

Activate DTR.

### 20.11.5 CMSIS USART Driver Macro Definition Documentation

#### 20.11.5.1 ARM\_USART\_API\_VERSION

```
#define ARM_USART_API_VERSION ARM\_DRIVER\_VERSION\_MAJOR\_MINOR(2,3)
```

Location: Driver\_USART.h:78

API version.

#### 20.11.5.2 ARM\_USART\_CONTROL\_Pos

```
#define ARM_USART_CONTROL_Pos 0
```

Location: Driver\_USART.h:81

Position of the 0th bit of the USART control field in the ARM\_USART structure.

#### 20.11.5.3 ARM\_USART\_CONTROL\_Msk

```
#define ARM_USART_CONTROL_Msk (0xFFUL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:82

Positioning of USART control field in the ARM\_USART structure.

#### 20.11.5.4 ARM\_USART\_MODE\_ASYNCHRONOUS

```
#define ARM_USART_MODE_ASYNCHRONOUS (0x01UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:85

UART (Asynchronous); arg = Baudrate.

#### 20.11.5.5 ARM\_USART\_MODE\_SYNCHRONOUS\_MASTER

```
#define ARM_USART_MODE_SYNCHRONOUS_MASTER (0x02UL << ARM\_USART\_CONTROL\_Pos)
```

## Montana Firmware Reference

Location: Driver\_USART.h:86

Synchronous Master (generates clock signal); arg = Baudrate.

**20.11.5.6 ARM\_USART\_MODE\_SYNCHRONOUS\_SLAVE**

```
#define ARM_USART_MODE_SYNCHRONOUS_SLAVE (0x03UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:87

Synchronous Slave (external clock signal).

**20.11.5.7 ARM\_USART\_MODE\_SINGLE\_WIRE**

```
#define ARM_USART_MODE_SINGLE_WIRE (0x04UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:88

UART Single-wire (half-duplex); arg = Baudrate.

**20.11.5.8 ARM\_USART\_MODE\_IRDA**

```
#define ARM_USART_MODE_IRDA (0x05UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:89

UART IrDA; arg = Baudrate.

**20.11.5.9 ARM\_USART\_MODE\_SMART\_CARD**

```
#define ARM_USART_MODE_SMART_CARD (0x06UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:90

UART Smart Card; arg = Baudrate.

**20.11.5.10 ARM\_USART\_DATA\_BITS\_Pos**

```
#define ARM_USART_DATA_BITS_Pos 8
```

Location: Driver\_USART.h:93

Position of the 0th bit of the Data bits field in the ARM\_USART structure.

#### 20.11.5.11 ARM\_USART\_DATA\_BITS\_Msk

```
#define ARM_USART_DATA_BITS_Msk (7UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:94

Positioning of the Data bits field in the ARM\_USART structure.

#### 20.11.5.12 ARM\_USART\_DATA\_BITS\_5

```
#define ARM_USART_DATA_BITS_5 (5UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:95

5 data bits.

#### 20.11.5.13 ARM\_USART\_DATA\_BITS\_6

```
#define ARM_USART_DATA_BITS_6 (6UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:96

6 data bits.

#### 20.11.5.14 ARM\_USART\_DATA\_BITS\_7

```
#define ARM_USART_DATA_BITS_7 (7UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:97

7 data bits.

**20.11.5.15 ARM\_USART\_DATA\_BITS\_8**

```
#define ARM_USART_DATA_BITS_8 (0UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:98

8 data bits (default).

**20.11.5.16 ARM\_USART\_DATA\_BITS\_9**

```
#define ARM_USART_DATA_BITS_9 (1UL << ARM\_USART\_DATA\_BITS\_Pos)
```

Location: Driver\_USART.h:99

9 data bits.

**20.11.5.17 ARM\_USART\_PARITY\_Pos**

```
#define ARM_USART_PARITY_Pos 12
```

Location: Driver\_USART.h:102

Position of the 0th bit of the Mode parameters Parity field in the ARM\_USART structure.

**20.11.5.18 ARM\_USART\_PARITY\_Msk**

```
#define ARM_USART_PARITY_Msk (3UL << ARM\_USART\_PARITY\_Pos)
```

Location: Driver\_USART.h:103

Positioning of the Mode parameters Parity field in the ARM\_USART structure.

**20.11.5.19 ARM\_USART\_PARITY\_NONE**

```
#define ARM_USART_PARITY_NONE (0UL << ARM\_USART\_PARITY\_Pos)
```

Location: Driver\_USART.h:104

No parity (default).

**20.11.5.20 ARM\_USART\_PARITY\_EVEN**

```
#define ARM_USART_PARITY_EVEN (1UL << ARM\_USART\_PARITY\_Pos)
```

Location: Driver\_USART.h:105

Even parity.

**20.11.5.21 ARM\_USART\_PARITY\_ODD**

```
#define ARM_USART_PARITY_ODD (2UL << ARM\_USART\_PARITY\_Pos)
```

Location: Driver\_USART.h:106

Odd parity.

**20.11.5.22 ARM\_USART\_STOP\_BITS\_Pos**

```
#define ARM_USART_STOP_BITS_Pos 14
```

Location: Driver\_USART.h:109

Position of the 0th bit of the Mode parameters Stop bits field in the ARM\_USART structure.

**20.11.5.23 ARM\_USART\_STOP\_BITS\_Msk**

```
#define ARM_USART_STOP_BITS_Msk (3UL << ARM\_USART\_STOP\_BITS\_Pos)
```

Location: Driver\_USART.h:110

Positioning of the Mode parameters Stop bits field in the ARM\_USART structure.

**20.11.5.24 ARM\_USART\_STOP\_BITS\_1**

```
#define ARM_USART_STOP_BITS_1 (0UL << ARM\_USART\_STOP\_BITS\_Pos)
```

Location: Driver\_USART.h:111

1 stop bit (default).

#### 20.11.5.25 ARM\_USART\_STOP\_BITS\_2

```
#define ARM_USART_STOP_BITS_2 (1UL << ARM\_USART\_STOP\_BITS\_Pos)
```

Location: Driver\_USART.h:112

2 stop bits.

#### 20.11.5.26 ARM\_USART\_STOP\_BITS\_1\_5

```
#define ARM_USART_STOP_BITS_1_5 (2UL << ARM\_USART\_STOP\_BITS\_Pos)
```

Location: Driver\_USART.h:113

1.5 stop bits.

#### 20.11.5.27 ARM\_USART\_STOP\_BITS\_0\_5

```
#define ARM_USART_STOP_BITS_0_5 (3UL << ARM\_USART\_STOP\_BITS\_Pos)
```

Location: Driver\_USART.h:114

0.5 stop bits.

#### 20.11.5.28 ARM\_USART\_FLOW\_CONTROL\_Pos

```
#define ARM_USART_FLOW_CONTROL_Pos 16
```

Location: Driver\_USART.h:117

Position of the 0th bit of the Mode parameters Flow control field in the ARM\_USART structure.

#### 20.11.5.29 ARM\_USART\_FLOW\_CONTROL\_Msk

```
#define ARM_USART_FLOW_CONTROL_Msk (3UL << ARM\_USART\_FLOW\_CONTROL\_Pos)
```

Location: Driver\_USART.h:118



Positioning of the Mode parameters Flow control field in the ARM\_USART structure.

#### 20.11.5.30 ARM\_USART\_FLOW\_CONTROL\_NONE

```
#define ARM_USART_FLOW_CONTROL_NONE (0UL << ARM\_USART\_FLOW\_CONTROL\_Pos)
```

Location: Driver\_USART.h:119

No flow control (default).

#### 20.11.5.31 ARM\_USART\_FLOW\_CONTROL\_RTS

```
#define ARM_USART_FLOW_CONTROL_RTS (1UL << ARM\_USART\_FLOW\_CONTROL\_Pos)
```

Location: Driver\_USART.h:120

RTS flow control.

#### 20.11.5.32 ARM\_USART\_FLOW\_CONTROL\_CTS

```
#define ARM_USART_FLOW_CONTROL_CTS (2UL << ARM\_USART\_FLOW\_CONTROL\_Pos)
```

Location: Driver\_USART.h:121

CTS flow control.

#### 20.11.5.33 ARM\_USART\_FLOW\_CONTROL\_RTS\_CTS

```
#define ARM_USART_FLOW_CONTROL_RTS_CTS (3UL << ARM\_USART\_FLOW\_CONTROL\_Pos)
```

Location: Driver\_USART.h:122

RTS/CTS flow control.

#### 20.11.5.34 ARM\_USART\_CPOL\_Pos

```
#define ARM_USART_CPOL_Pos 18
```

Location: Driver\_USART.h:125

Position of the 0th bit of the Mode parameters Clock polarity field in the ARM\_USART structure.

#### 20.11.5.35 ARM\_USART\_CPOL\_Msk

```
#define ARM_USART_CPOL_Msk (1UL << ARM\_USART\_CPOL\_Pos)
```

Location: Driver\_USART.h:126

Positioning of the Mode parameters Clock polarity field in the ARM\_USART structure.

#### 20.11.5.36 ARM\_USART\_CPOLO

```
#define ARM_USART_CPOLO (0UL << ARM\_USART\_CPOL\_Pos)
```

Location: Driver\_USART.h:127

CPOL = 0 (default).

#### 20.11.5.37 ARM\_USART\_CPOL1

```
#define ARM_USART_CPOL1 (1UL << ARM\_USART\_CPOL\_Pos)
```

Location: Driver\_USART.h:128

CPOL = 1.

#### 20.11.5.38 ARM\_USART\_CPHA\_Pos

```
#define ARM_USART_CPHA_Pos 19
```

Location: Driver\_USART.h:131

Position of the 0th bit of the Mode parameters Clock phase field in the ARM\_USART structure.

#### 20.11.5.39 ARM\_USART\_CPHA\_Msk

```
#define ARM_USART_CPHA_Msk (1UL << ARM\_USART\_CPHA\_Pos)
```

Location: Driver\_USART.h:132

Positioning of the Mode parameters Clock phase field in the ARM\_USART structure.

#### 20.11.5.40 ARM\_USART\_CPHA0

```
#define ARM_USART_CPHA0 (0UL << ARM\_USART\_CPHA\_Pos)
```

Location: Driver\_USART.h:133

CPHA = 0 (default).

#### 20.11.5.41 ARM\_USART\_CPHA1

```
#define ARM_USART_CPHA1 (1UL << ARM\_USART\_CPHA\_Pos)
```

Location: Driver\_USART.h:134

CPHA = 1.

#### 20.11.5.42 ARM\_USART\_SET\_DEFAULT\_TX\_VALUE

```
#define ARM_USART_SET_DEFAULT_TX_VALUE (0x10UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:138

Set default transmit value (synchronous receive only); arg = value.

#### 20.11.5.43 ARM\_USART\_SET\_IRDA\_PULSE

```
#define ARM_USART_SET_IRDA_PULSE (0x11UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:139

Set IrDA Pulse in ns; arg: 0=3/16 of bit period.

**20.11.5.44 ARM\_USART\_SET\_SMART\_CARD\_GUARD\_TIME**

```
#define ARM_USART_SET_SMART_CARD_GUARD_TIME (0x12UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:140

Set smart card guard time; arg = number of bit periods.

**20.11.5.45 ARM\_USART\_SET\_SMART\_CARD\_CLOCK**

```
#define ARM_USART_SET_SMART_CARD_CLOCK (0x13UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:141

Set smart card clock in Hz; arg: 0=Clock not generated.

**20.11.5.46 ARM\_USART\_CONTROL\_SMART\_CARD\_NACK**

```
#define ARM_USART_CONTROL_SMART_CARD_NACK (0x14UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:142

Smart card NACK generation; arg: 0=disabled, 1=enabled.

**20.11.5.47 ARM\_USART\_CONTROL\_TX**

```
#define ARM_USART_CONTROL_TX (0x15UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:143

Transmitter; arg: 0=disabled, 1=enabled.

**20.11.5.48 ARM\_USART\_CONTROL\_RX**

```
#define ARM_USART_CONTROL_RX (0x16UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:144

Receiver; arg: 0=disabled, 1=enabled.

**20.11.5.49 ARM\_USART\_CONTROL\_BREAK**

```
#define ARM_USART_CONTROL_BREAK (0x17UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:145

Continuous break transmission; arg: 0=disabled, 1=enabled.

**20.11.5.50 ARM\_USART\_ABORT\_SEND**

```
#define ARM_USART_ABORT_SEND (0x18UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:146

Abort [ARM USART Send](#).

**20.11.5.51 ARM\_USART\_ABORT\_RECEIVE**

```
#define ARM_USART_ABORT_RECEIVE (0x19UL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:147

Abort [ARM USART Receive](#).

**20.11.5.52 ARM\_USART\_ABORT\_TRANSFER**

```
#define ARM_USART_ABORT_TRANSFER (0x1AUL << ARM\_USART\_CONTROL\_Pos)
```

Location: Driver\_USART.h:148

Abort [ARM USART Transfer](#).

**20.11.5.53 ARM\_USART\_ERROR\_MODE**

```
#define ARM_USART_ERROR_MODE (ARM\_DRIVER\_ERROR\_SPECIFIC - 1)
```

Location: Driver\_USART.h:153

Specified mode not supported.

#### 20.11.5.54 ARM\_USART\_ERROR\_BAUDRATE

```
#define ARM_USART_ERROR_BAUDRATE (ARM\_DRIVER\_ERROR\_SPECIFIC - 2)
```

Location: Driver\_USART.h:154

Specified baudrate not supported.

#### 20.11.5.55 ARM\_USART\_ERROR\_DATA\_BITS

```
#define ARM_USART_ERROR_DATA_BITS (ARM\_DRIVER\_ERROR\_SPECIFIC - 3)
```

Location: Driver\_USART.h:155

Specified number of data bits not supported.

#### 20.11.5.56 ARM\_USART\_ERROR\_PARITY

```
#define ARM_USART_ERROR_PARITY (ARM\_DRIVER\_ERROR\_SPECIFIC - 4)
```

Location: Driver\_USART.h:156

Specified parity not supported.

#### 20.11.5.57 ARM\_USART\_ERROR\_STOP\_BITS

```
#define ARM_USART_ERROR_STOP_BITS (ARM\_DRIVER\_ERROR\_SPECIFIC - 5)
```

Location: Driver\_USART.h:157

Specified number of stop bits not supported.

#### 20.11.5.58 ARM\_USART\_ERROR\_FLOW\_CONTROL

```
#define ARM_USART_ERROR_FLOW_CONTROL (ARM\_DRIVER\_ERROR\_SPECIFIC - 6)
```

Location: Driver\_USART.h:158

Specified flow control not supported.

#### 20.11.5.59 ARM\_USART\_ERROR\_CPOL

```
#define ARM_USART_ERROR_CPOL (ARM\_DRIVER\_ERROR\_SPECIFIC - 7)
```

Location: Driver\_USART.h:159

Specified clock polarity not supported.

#### 20.11.5.60 ARM\_USART\_ERROR\_CPHA

```
#define ARM_USART_ERROR_CPHA (ARM\_DRIVER\_ERROR\_SPECIFIC - 8)
```

Location: Driver\_USART.h:160

Specified clock phase not supported.

#### 20.11.5.61 ARM\_USART\_EVENT\_SEND\_COMPLETE

```
#define ARM_USART_EVENT_SEND_COMPLETE (1UL << 0)
```

Location: Driver\_USART.h:201

Send completed; however USART may still transmit data.

USART Event

#### 20.11.5.62 ARM\_USART\_EVENT\_RECEIVE\_COMPLETE

```
#define ARM_USART_EVENT_RECEIVE_COMPLETE (1UL << 1)
```

Location: Driver\_USART.h:202

Receive completed.

**20.11.5.63 ARM\_USART\_EVENT\_TRANSFER\_COMPLETE**

```
#define ARM_USART_EVENT_TRANSFER_COMPLETE (1UL << 2)
```

Location: Driver\_USART.h:203

Transfer completed.

**20.11.5.64 ARM\_USART\_EVENT\_TX\_COMPLETE**

```
#define ARM_USART_EVENT_TX_COMPLETE (1UL << 3)
```

Location: Driver\_USART.h:204

Transmit completed (optional).

**20.11.5.65 ARM\_USART\_EVENT\_TX\_UNDERFLOW**

```
#define ARM_USART_EVENT_TX_UNDERFLOW (1UL << 4)
```

Location: Driver\_USART.h:205

Transmit data not available (synchronous slave).

**20.11.5.66 ARM\_USART\_EVENT\_RX\_OVERFLOW**

```
#define ARM_USART_EVENT_RX_OVERFLOW (1UL << 5)
```

Location: Driver\_USART.h:206

Receive data overflow.

**20.11.5.67 ARM\_USART\_EVENT\_RX\_TIMEOUT**

```
#define ARM_USART_EVENT_RX_TIMEOUT (1UL << 6)
```

Location: Driver\_USART.h:207

Receive character timeout (optional).



**20.11.5.68 ARM\_USART\_EVENT\_RX\_BREAK**

```
#define ARM_USART_EVENT_RX_BREAK (1UL << 7)
```

Location: Driver\_USART.h:208

Break detected on receive.

**20.11.5.69 ARM\_USART\_EVENT\_RX\_FRAMING\_ERROR**

```
#define ARM_USART_EVENT_RX_FRAMING_ERROR (1UL << 8)
```

Location: Driver\_USART.h:209

Framing error detected on receive.

**20.11.5.70 ARM\_USART\_EVENT\_RX\_PARITY\_ERROR**

```
#define ARM_USART_EVENT_RX_PARITY_ERROR (1UL << 9)
```

Location: Driver\_USART.h:210

Parity error detected on receive.

**20.11.5.71 ARM\_USART\_EVENT\_CTS**

```
#define ARM_USART_EVENT_CTS (1UL << 10)
```

Location: Driver\_USART.h:211

CTS state changed (optional).

**20.11.5.72 ARM\_USART\_EVENT\_DSR**

```
#define ARM_USART_EVENT_DSR (1UL << 11)
```

Location: Driver\_USART.h:212

DSR state changed (optional).

#### 20.11.5.73 ARM\_USART\_EVENT\_DCD

```
#define ARM_USART_EVENT_DCD (1UL << 12)
```

Location: Driver\_USART.h:213

DCD state changed (optional).

#### 20.11.5.74 ARM\_USART\_EVENT\_RI

```
#define ARM_USART_EVENT_RI (1UL << 13)
```

Location: Driver\_USART.h:214

RI state changed (optional).

### 20.11.6 CMSIS USART Driver Function Documentation

#### 20.11.6.1 ARM\_USART\_GetVersion

```
ARM\_DRIVER\_VERSION ARM_USART_GetVersion()
```

Location: Driver\_USART.c:59

Get driver version.

Returns:

[ARM\\_DRIVER\\_VERSION](#)

#### 20.11.6.2 ARM\_USART\_GetCapabilities

```
ARM\_USART\_CAPABILITIES ARM_USART_GetCapabilities()
```

Location: Driver\_USART.c:64

Get driver capabilities.

Returns:

[ARM USART CAPABILITIES](#)

#### 20.11.6.3 ARM\_USART\_Initialize

```
int32_t ARM_USART_Initialize(ARM\_USART\_SignalEvent\_t cb_event)
```

Location: Driver\_USART.c:69

Initialize USART Interface.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>cb_event</i>	Pointer to <a href="#">ARM_USART_SignalEvent</a>

#### 20.11.6.4 ARM\_USART\_Uninitialize

```
int32_t ARM_USART_Uninitialize()
```

Location: Driver\_USART.c:73

De-initialize USART Interface.

Returns:

[execution status](#)

#### 20.11.6.5 ARM\_USART\_PowerControl

```
int32_t ARM_USART_PowerControl(ARM\_POWER\_STATE state)
```

Location: Driver\_USART.c:77

Control USART Interface Power.

Returns:

[execution status](#)

#### Parameters

Direction	Name	Description
in	<i>state</i>	Power state

#### 20.11.6.6 ARM\_USART\_Send

```
int32_t ARM_USART_Send(const void * data, uint32_t num)
```

Location: Driver\_USART.c:93

Start sending data to USART transmitter.

Returns:

[execution status](#)

#### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>data</i>	Pointer to buffer with data to send to USART transmitter
in	<i>num</i>	Number of data items to send

**20.11.6.7 ARM\_USART\_Receive**

```
int32_t ARM_USART_Receive(void * data, uint32_t num)
```

Location: Driver\_USART.c:97

Start receiving data from USART receiver.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
out	<i>data</i>	Pointer to buffer for data to receive from USART receiver
in	<i>num</i>	Number of data items to receive

**20.11.6.8 ARM\_USART\_Transfer**

```
int32_t ARM_USART_Transfer(const void * data_out, void * data_in, uint32_t num)
```

Location: Driver\_USART.c:101

Start sending/receiving data to/from USART transmitter/receiver.

Returns:

[execution status](#)

**Parameters**

Direction	Name	Description
in	<i>data_out</i>	Pointer to buffer with data to send to USART transmitter
out	<i>data_in</i>	Pointer to buffer for data to receive from USART receiver
in	<i>num</i>	Number of data items to transfer

**20.11.6.9 ARM\_USART\_GetTxCount**

```
uint32_t ARM_USART_GetTxCount()
```

Location: Driver\_USART.c:105

Get transmitted data count.

Returns:

number of data items transmitted

**20.11.6.10 ARM\_USART\_GetRxCount**

```
uint32_t ARM_USART_GetRxCount()
```

Location: Driver\_USART.c:109

Get received data count.

Returns:

number of data items received

**20.11.6.11 ARM\_USART\_Control**

```
int32_t ARM_USART_Control(uint32_t control, uint32_t arg)
```

Location: Driver\_USART.c:113

Control USART Interface.

Returns:

common [execution status](#) and driver specific [usart\\_execution\\_status](#)

#### Parameters

Direction	Name	Description
in	<i>control</i>	Operation
in	<i>arg</i>	Argument of operation (optional)

#### 20.11.6.12 ARM\_USART\_GetStatus

[ARM\\_USART\\_STATUS](#) ARM\_USART\_GetStatus()

Location: Driver\_USART.c:117

Get USART status.

Returns:

USART status [ARM\\_USART\\_STATUS](#)

#### 20.11.6.13 ARM\_USART\_SetModemControl

int32\_t ARM\_USART\_SetModemControl([ARM\\_USART\\_MODEM\\_CONTROL](#) control)

Location: Driver\_USART.c:121

## Montana Firmware Reference

Set USART Modem Control line state.

Returns:

[execution\\_status](#)

**Parameters**

Direction	Name	Description
in	<i>control</i>	<a href="#">ARM_USART_MODEM_CONTROL</a>

**20.11.6.14 ARM\_USART\_GetModemStatus**

[ARM\\_USART\\_MODEM\\_STATUS](#) ARM\_USART\_GetModemStatus()

Location: Driver\_USART.c:125

Get USART Modem Status lines state.

Returns:

modem status [ARM\\_USART\\_MODEM\\_STATUS](#)

**20.11.6.15 ARM\_USART\_SignalEvent**

void ARM\_USART\_SignalEvent(uint32\_t event)

Location: Driver\_USART.c:129

Signal USART Events.

Returns:

none



## Montana Firmware Reference

## Parameters

Direction	Name	Description
in	<i>event</i>	<a href="#">USART_events</a> notification mask

# CHAPTER 21

## swmTrace Reference

---

The swmTrace library functions and macros provide a logging utility that helps you to debug an application running on the Arm Cortex-M33 core.

### 21.1 SUMMARY

#### Macros

- [swmLogVerbose](#) : Shortcut macro for verbose logging.
- [swmLogInfo](#) : Shortcut macro for informational logging.
- [swmLogWarn](#) : Shortcut macro for warnings.
- [swmLogError](#) : Shortcut macro for errors.
- [swmLogFatal](#) : Shortcut macro for fatal errors.
- [swmLogTestPass](#) : Shortcut macro for test PASS indicators.
- [swmLogTestFail](#) : Shortcut macro for test FAIL indicators.

#### Functions

- [swmTrace\\_init](#) : Trace initialization function.
- [swmTrace\\_txInProgress](#) : Provides indication if transmission is in progress.
- [swmTrace\\_printf](#) : This provides a printf-like implementation for all possible trace mechanisms.
- [swmTrace\\_vprintf](#) : This provides a vprintf-like implementation for all possible trace mechanisms.
- [swmTrace\\_getch](#) : A method to allow characters to be passed from the logging target to the traced application.
- [swmLog](#) : A general logging method that allows us to output only trace messages if a particular log level has been selected.

### 21.2 SWMTRACE REFERENCE MACRO DEFINITION DOCUMENTATION

#### 21.2.1 swmLogVerbose

```
#define swmLogVerbose swmLog(SWM_LOG_LEVEL_VERBOSE, __VA_ARGS__)
```

Location: swmTrace\_api.h:137

Shortcut macro for verbose logging.

#### 21.2.2 swmLogInfo

```
#define swmLogInfo swmLog(SWM_LOG_LEVEL_INFO, __VA_ARGS__)
```

Location: swmTrace\_api.h:142

Shortcut macro for informational logging.

### 21.2.3 swmLogWarn

```
#define swmLogWarn swmLog(SWM_LOG_LEVEL_WARNING, __VA_ARGS__)
```

Location: swmTrace\_api.h:147

Shortcut macro for warnings.

### 21.2.4 swmLogError

```
#define swmLogError swmLog(SWM_LOG_LEVEL_ERROR, __VA_ARGS__)
```

Location: swmTrace\_api.h:152

Shortcut macro for errors.

### 21.2.5 swmLogFatal

```
#define swmLogFatal swmLog(SWM_LOG_LEVEL_FATAL, __VA_ARGS__)
```

Location: swmTrace\_api.h:157

Shortcut macro for fatal errors.

### 21.2.6 swmLogTestPass

```
#define swmLogTestPass swmLog(SWM_LOG_TEST_PASS, __VA_ARGS__)
```

Location: swmTrace\_api.h:162

Shortcut macro for test PASS indicators.

### 21.2.7 swmLogTestFail

```
#define swmLogTestFail swmLog(SWM_LOG_TEST_FAIL, __VA_ARGS__)
```

Location: swmTrace\_api.h:167

Shortcut macro for test FAIL indicators.

## 21.3 SWMTRACE REFERENCE FUNCTION DOCUMENTATION

### 21.3.1 swmTrace\_init

```
void swmTrace_init(const uint32_t * configuration, uint32_t size)
```

Location: swmTrace\_api.h:80

Trace initialization function.

This method allows the tracing functions to be initialized in a general way, allowing different trace options to be supplied, depending on the type of trace library selected. configuration Consists of an array of 32-bit words that define the selected initialization options. size Indicates the number of options provided.

NOTE: The list of options can be set up as a superset of all the possible options, and only the ones required for a given trace library are used. The possible options are defined in the swmTrace\_options.h file.

NOTE: The list of options can be set up as a superset of all the possible options, and only the ones required for a given trace library are used. The possible options are defined in the swmTrace\_options.h file.

#### Parameters

Direction	Name	Description
in	<i>configuration</i>	Consists of an array of 32-bit words that define the selected initialization options.
in	<i>size</i>	Indicates the number of options provided.

### 21.3.2 swmTrace\_txInProgress

```
bool swmTrace_txInProgress()
```

Location: swmTrace\_api.h:86

Provides indication if transmission is in progress.

Returns:

True if a string is being transmitted; false otherwise.

### 21.3.3 swmTrace\_printf

```
void swmTrace_printf(const char * sFormat, ... )
```

Location: swmTrace\_api.h:94

This provides a printf-like implementation for all possible trace mechanisms.

#### Parameters

Direction	Name	Description
in	<i>sFormat</i>	Defines the format of the string to print. This is followed by a variable number of arguments.

### 21.3.4 swmTrace\_vprintf

```
void swmTrace_vprintf(const char * sFormat, va_list * pParamList)
```

Location: swmTrace\_api.h:103

This provides a vprintf-like implementation for all possible trace mechanisms.

#### Parameters

## Montana Firmware Reference

Direction	Name	Description
in	<i>sFormat</i>	Defines the format of the string to print.
in	<i>pParamList</i>	Defines a pointer to a <i>va_list</i> object in a form similar to <i>vprintf</i> .

**21.3.5 swmTrace\_getch**

```
bool swmTrace_getch(char * ch)
```

Location: *swmTrace\_api.h*:112

A method to allow characters to be passed from the logging target to the traced application.

Returns:

True if a valid character has been returned; false otherwise.

**Parameters**

Direction	Name	Description
in	<i>ch</i>	A pointer to a character object which holds the returned character.

**21.3.6 swmLog**

```
void swmLog(uint32_t level, const char * sFormat, ... )
```

Location: *swmTrace\_api.h*:121

A general logging method that allows us to output only trace messages if a particular log level has been selected.

**Parameters**

## Montana Firmware Reference

Direction	Name	Description
in	<i>level</i>	The level of this log message. Only messages which have a level equal to or higher than the currently selected level are output.
in	<i>sFormat</i>	The format of the output string, as per printf.

# APPENDIX A

## Glossary

---

The following abbreviations and terms are used in this manual:

<i>ADC</i>	analog-to-digital converter
<i>Arm Cortex-M3 processor</i>	processing core that can be used to configure the overall system after initial boot, and is typically used to coordinate the system interaction with external components
<i>ASCC</i>	audio sink clock counter
<i>ASRC</i>	asynchronous sample rate converter
<i>CCO</i>	current-controlled oscillator
<i>CFX Digital Signal Processor</i>	processing core that is used to configure the system at initial boot; this core can also be used to configure the overall system, and coordinate the flow of signal data progressing through the system
<i>CID</i>	chip identifier
<i>CMSIS</i>	Cortex Microcontroller Software Interface Standard
<i>CRC</i>	cyclic redundancy check
<i>DAC</i>	digital-to-analog converter
<i>DIO</i>	digital input/output
<i>DMA</i>	direct memory access
<i>DSP</i>	digital signal processor
<i>ECC</i>	error correcting code
<i>EEPROM</i>	electrically-erasable, programmable, read-only memory, a type of non-volatile memory



## Montana Firmware Reference

<i>eMMC</i>	embedded multi-media controller
<i>FIFO</i>	A section of memory that is treated as a buffer where components that use this memory use pointers to handle data in a first-in, first-out manner.
<i>Filter Engine</i>	a specialized processing core that is optimized for basic audio filtering of both decimated and undecimated data; commonly used in the creation of a low-delay path
<i>GPIO</i>	general-purpose input/output
<i>HEAR Configurable Accelerator</i>	a microcode configurable signal processing engine used to execute a variety of signal processing functions
<i>HIZ</i>	high impedance
<i>I<sup>2</sup>C</i>	inter-IC communication protocol
<i>I<sup>2</sup>S</i>	inter-IC sound protocol
<i>I<sup>3</sup>C</i>	improved inter-IC communication protocol (MIPI Alliance)
<i>INL</i>	integral non-linearity
<i>IOC</i>	input/output controller
<i>JTAG</i>	joint test action group (developer of IEEE standard 1149.1-1990)
<i>LDP</i>	low delay path
<i>LPDSP32</i>	low-power digital signal processor with a 32-bit data path; a processing core that is used to accelerate codec, neural network, and similar functions
<i>LSAD</i>	low-speed analog-to-digital
<i>LSB</i>	

	least significant bit
<i>LUT</i>	look up table
<i>MCU</i>	microcontroller unit
<i>memory block instance</i>	an instance of RAM, ROM, or flash memory
<i>memory bus</i>	a communication system that transfers data between memory or memory-mapped components and the cores that operate on that data
<i>memory space</i>	a mapping of memory and memory-mapped items to a memory address; synonym for address space
<i>MSB</i>	most significant bit
<i>MUX</i>	multiplexer, selector of one signal from many
<i>NNA</i>	Neural Network Accelerator
<i>NVIC</i>	nested vectored interrupt controller
<i>NVM</i>	non-volatile memory
<i>PMU</i>	power management unit
<i>POR</i>	power-on-reset
<i>PSU</i>	power supervisory unit
<i>QMF</i>	quadrature mirror filter
<i>RAM</i>	random-access memory
<i>ROM</i>	read-only memory

## Montana Firmware Reference

<i>SCL</i>	serial clock (part of an I <sup>2</sup> C or I <sup>3</sup> C bus)
<i>SDA</i>	serial data (part of an I <sup>2</sup> C or I <sup>3</sup> C bus)
<i>SDM</i>	sigma-delta modulator
<i>SPI</i>	Serial Peripheral Interface
<i>SWD</i>	serial wire debug, two-wire interface used for communication with Arm cores
<i>SWJ-DP</i>	serial wire and JTAG debug port
<i>UART</i>	universal asynchronous receiver-transmitter
<i>VBAT</i>	supply voltage to the system (typically supplied from a battery)
<i>VDDA</i>	supply voltage for the non-RF analog blocks
<i>VDDC</i>	supply voltage for the digital logic
<i>VDDIF</i>	supply voltage supporting external components and their interfaces
<i>VDDM</i>	supply voltage for the memories
<i>VDDO*</i>	the four input supplies for the digital I/O pads, including the debug ports (I <sup>2</sup> C, SWJ-DP)
<i>VMIC</i>	supply voltage for microphone units
<i>VREF</i>	bandgap reference voltage
<i>VREG</i>	regulated reference supply voltage
<i>VSSA</i>	analog ground supply reference

*WDF*

wave digital filter

## Montana Firmware Reference

Windows is a registered trademark of Microsoft Corporation. Arm, Cortex, Keil, and uVision are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All other brand names and product names appearing in this document are trademarks of their respective holders.

onsemi and the onsemi logo are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Copyright 2021 Semiconductor Components Industries, LLC ("onsemi"). All rights reserved. Unless agreed to differently in a separate onsemi license agreement, onsemi is providing this "Technology" (e.g. reference design kit, development product, prototype, sample, any other non-production product, software, design-IP, evaluation board, etc.) "AS IS" and does not assume any liability arising from its use; nor does onsemi convey any license to its or any third party's intellectual property rights. This Technology is provided only to assist users in evaluation of the Technology and the recipient assumes all liability and risk associated with its use, including, but not limited to, compliance with all regulatory standards. onsemi reserves the right to make changes without further notice to any of the Technology.

The Technology is not a finished product and is as such not available for sale to consumers. Unless agreed otherwise in a separate agreement, the Technology is only intended for research, development, demonstration and evaluation purposes and should only be used in laboratory or development areas by persons with technical training and familiarity with the risks associated with handling electrical/mechanical components, systems and subsystems. The user assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

The Technology is not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. Should you purchase or use the Technology for any such unintended or unauthorized application, you shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the board.

The Technology does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

THE TECHNOLOGY IS NOT WARRANTED AND PROVIDED ON AN "AS IS" BASIS ONLY. ANY WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE HEREBY EXPRESSLY DISCLAIMED.

TO THE FULLEST EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL ONSEMI BE LIABLE TO CUSTOMER OR ANY THIRD PARTY. IN NO EVENT SHALL ONSEMI BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY NATURE WHATSOEVER (INCLUDING, BUT NOT LIMITED TO, LOSS OR DISGORGEMENT OF PROFITS, LOSS OF USE AND LOSS OF GOODWILL), REGARDLESS OF WHETHER ONSEMI HAS BEEN GIVEN NOTICE OF ANY SUCH ALLEGED DAMAGES, AND REGARDLESS OF WHETHER SUCH ALLEGED DAMAGES ARE SOUGHT UNDER CONTRACT, TORT OR OTHER THEORIES OF LAW.

Do not use this Technology unless you have carefully read and agree to these limited terms and conditions. By using this Technology, you expressly agree to the limited terms and conditions. All source code is onsemi proprietary and confidential information.

---

**PUBLICATION ORDERING INFORMATION****LITERATURE FULFILLMENT:**

Literature Distribution Center for onsemi

19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA

**Phone:** 303-675-2175 or 800-344-3860 Toll Free

USA/Canada

**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)**N. American Technical Support:**

800-282-9855 Toll Free USA/Canada

**Europe, Middle East and Africa Technical****Support:** Phone: 421 33 790 2910**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)**Order Literature:** <http://www.onsemi.com/orderlit>For additional information, please contact your local  
Sales Representative

---

**M-20875-004**