Skip to content

Issues: rggen/rggen

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort

Issues list

Parameterized bit field with enhancement New feature or request
#201 opened Mar 18, 2024 by taichi-ishitani
Veryl support enhancement New feature or request
#199 opened Mar 12, 2024 by taichi-ishitani
[VHDL] Array port
#195 opened Feb 20, 2024 by taichi-ishitani
Specify reset domain
#193 opened Feb 8, 2024 by taichi-ishitani
Generate IP-XACT enhancement New feature or request
#182 opened Jan 14, 2024 by taichi-ishitani
Provide Python bindings enhancement New feature or request
#167 opened Sep 28, 2023 by hpretl
Support SPI as bus interface
#166 opened Sep 28, 2023 by hpretl
Check reserved words enhancement New feature or request
#154 opened Jul 20, 2023 by taichi-ishitani
SVD support enhancement New feature or request
#153 opened Jun 24, 2023 by taichi-ishitani
External Registers Issue
#90 opened Nov 11, 2021 by davidp135
Add internal register type
#80 opened May 28, 2021 by taichi-ishitani
Supported tools help wanted Extra attention is needed
#79 opened May 24, 2021 by taichi-ishitani
SystemRDL support
#13 opened Nov 2, 2019 by taichi-ishitani
Support Avalon-MM protocol enhancement New feature or request help wanted Extra attention is needed
#97 opened Sep 23, 2019 by taichi-ishitani
ProTip! no:milestone will show everything without a milestone.