# CSE 331 Computer Organization Homework 4 Report

Muharrem Ozan Yeşiller 171044033

All instructions are working. I have implemented components also. The general test bench file contains component test benches.

## **Test Bench**

#### 1. R Type, addn:

Instruction: 000000\_00000\_00001\_00010\_00000\_100000

Result: (PASSED)

## 2. R Type, addn:

Instruction: 000000\_11111\_00001\_01000\_00000\_100000

Result: (PASSED)

#### 3. R Type, subn:

Instruction: 000000\_00000\_00001\_00010\_00000\_100010

Result: (PASSED)

## 4. R Type, subn:

Instruction: 000000\_01000\_00001\_01100\_00000\_100010

Result: (PASSED)

# 5. R Type, xorn:

Instruction: 000000\_11110\_01000\_00010\_00000\_101010

Result: (PASSED)

#### 6. R Type, xorn:

Instruction: 000000\_00000\_00001\_00010\_00000\_101010

Result: (PASSED)

#### 7. R Type, andn:

Instruction: 000000\_00000\_00001\_00010\_00000\_100100

Result: (PASSED)

# 8. R Type, andn:

Instruction: 000000\_10000\_10001\_00010\_00000\_100100

Result: (PASSED)

## 9. R Type, orn:

Instruction: 000000\_00000\_00001\_00101\_00000\_100101

Result: (PASSED)

## 10. R Type, orn:

Instruction: 000000\_00000\_00001\_00101\_00000\_100101

Result: (PASSED)

# 11. I Type, ori:

Instruction: 001101\_00000\_00000\_1111111111111111

Result: (PASSED)

## 12. I Type, ori:

Result: (PASSED)

## 13. I Type, lui:

Instruction: 001111\_00000\_00000\_1111111111111111

Result: (PASSED)

R[t]: 0000000000000011111111111111111

# 14. I Type, lui:

Instruction: 001111\_00000\_00000\_000000011111111

Result: (PASSED)

R[t]: 00000000000000000000000011111111

#### 15. I Type bne:

rs rt not equal, should do branch.

**RESULT = Branch To 32th line (PASSED)** 

# 16. I Type bne:

rs rt equal, should not do branch.

**RESULT = It is not branch (PASSED)** 

# 17. I Type beq:

Instruction: 000100\_00000\_00000\_00111111111111000

rs rt is not equal, should not do branch.

#### **RESULT = It is not branch (PASSED)**

#### 18. I Type beq:

R[s] = 0001100001100000110000000000000001

R[t] = 00011000011000001100000000000001

rs rt equal, should do branch.

**RESULT = Branch To 4th line (PASSED)** 

## 19. I Type Iw:

R[t]: 01111

Memoryfile 19th line

(PASSED)

#### 20. I Type Iw:

Addr -> Rt: 01111

Memoryfile 23th line

Mem[R[s] + signExtImm] = 11111000000000000000000000000011101

R[t] = 111110000000000000000000000011101

(PASSED)

## 21. I Type sw:

(PASSED)

#### 22. I Type sw:

R[t]: 110001100000011000000000000000001

(PASSED)

# 23. J Type j:

Instruction: 000011\_000000000000000000000100101

Jump to the 38th line.

(36th and 37th instruction don't print monitor

(PASSED)

# 24. J Type j:

Instruction: 000011\_0000000000111000000111101

Jump to the out of instruction space.

Don't print any instruction on the monitor after this instruction run.

(PASSED)

Jr instruction set current PC to register[11111] content. IT is work. (PASSED)

Jal instruction works similar to j instruction but this instruction writes PC+8 to register[11111]. (PASSED)