

# Logan Bryant

(812) 568-7247 – ljrbryant8888@gmail.com

**Objective:** To obtain a full-time position in the field of computer engineering or software development.

**Education:** **Bachelor of Science in Computer Engineering** May 2023  
Rose-Hulman Institute of Technology | Terre Haute, IN | Minor in Computer Science GPA: 3.43

**Related courses:** Advanced Verilog, Communication Networks, Computer Architecture, Embedded Systems, Data Structures and Algorithms, Intro Web Dev, Continuous-Time Signals, Linear Control Systems

**Skills:** **Software:** Java, C++, Python, HTML, JavaScript, CSS, NodeJS, NPM, Firebase, Verilog, Assembly, Arduino, Linux Shell\Bash, C, Cadence  
**Technical Skills:** Bread Boarding, Soldering

**Experience:** **Collins-Aerospace** | Software Engineering Intern | Cedar Rapids, IA May– August 2021, May - November 2022

- Experienced working in Agile environment
- Utilized Jinja 2 template generator to produce reusable code
- Converted C++ code into working Java replication
- Created SystemC simulation modules to communicate using publish/subscribe methods with Coresim.

**Rose-Hulman Ventures** | Project Engineer | Terre Haute, IN June – August 2020

- Generated PCB designs with Cadence for production
- Conducted product hardware testing using oscilloscopes
- Programmed hardware systems with MSP430 microcontrollers

**Projects:** **Microchip AVR-IoT Cellular Mini Pollution Monitoring System (Senior Project – 2022-2023)**

- Established backend on AWS server
- Standalone IoT devices setup to communicate by cellular
- Developed a web-based GUI dashboard to receive data from server

**Fraternity Guide Web App – (Fall 2021)**

- Developed using Figma mockups translated to HTML, CSS, and JavaScript
- Hosted on Firebase server and using the Firebase database for data storage
- Authentication for login and pages used for admin purposes with email API interface

**Xilinx Simulated Processor (Winter 2020)**

- Implemented with a multi-accumulator type architecture
- Formulated an instruction set and opcodes with variable opcode size
- Prototyped and designed in Xilinx using schematics, Verilog, and virtual waveforms

**TMJ Preventer Embedded System (Summer 2020)**

- Designed the layout in Cadence schematics
- Provided electrical signals from masseter (jaw muscle), detected muscle clenching
- Included as inventor on patent

**Activities:** **Pi Kappa Alpha Fraternity** 2019-present

- President | November 2021 – November 2022
- Vice President of Enrichment | November 2020 - 2021
- Attended seven leadership summits for personal and professional development

**CSERVE: Career Services and Employer Relations Volunteer** 2019-present

- Setup and serve company sponsors for Career Fair

**SGA Hall Representative** 2019-2020

**Honors:** **Lilly Endowment Scholarship Award** | County award for full tuition in Indiana | Single winner of county