# **Design Document**


Zeen Wang, Jermaine Brown, Helen Wang, Athena Henderson Team: Yellow-2122a-01

Rose-Hulman Institute of Technology CSSE 232 Computer Architecture I Prof. Williamson April 3, 2022

# **Description:**

Our design uses a single register accumulator to store data and compare it to inputs. At all times we only use one register and use an allocated space in Memory for data. For our addresses we will use sign extensions to target specific places in memory to receive either data for destination. The input must have the correct first bit to target the proper place in memory.

We are going to use 2 registers, the accumulator(\$acc) and stack pointer(\$sp). The accumulator is the only register available by the programmer.



We left shift by 1 bit then we sign extent (the most significant bit will be 1 if it is a data and 0 if it is a instruction)

# **Memory Map:**

	0xFFFE	ra
Data	0xFF00	
Stack	0xFEFE	sp
	00555	
	0x0FFE	
Text	0x0000	

# **Instructions:**

Name		Туре	Operation	Opcode				
load	а	А	acc = Mem[getAddr(rt)]	00001				
			oit address a and loads the value at memory are, using the address rule.	address a to the				
save	а	А	Mem[getAddr(rt)] = acc	00010				
			Take an 8 bit address a and save the value in the accumulator into the memory with address a, using the address rule.					
loadui	imm	I	acc = {imm, 8b'0}	00011				
		Takes an 8 bit immediate and load it to the upper 8 bits of the accumulato						
bne	a, imm	Al	if(acc != Mem[getAddr(rt)]) PC = PC + 2 + getAddr(imm)	00100				
		Takes an 8 bit address and a 3 bit immediate. If the value stored at address a is not equal to the value of the accumulator, then jump to the address calculated from the immediate using the branch address rule.						
beq	a, imm	Al	if(acc == Mem[getAddr(rt)]) PC = PC + 2 + getAddr(imm)	00101				
		a is equal to	oit address and a 3 bit immediate. If the value the value of the accumulator, then jump to the om the immediate using the branch address	e address				
slt	а	А	acc = acc < Mem[getAddr(rt)] ? 1:0	00110				


		the accumul	e value in the accumulator with the value stor ator is less than a then we set the accumulat mulator to 0.				
slti	imm	I	acc = acc < SignExtent(imm) ? 1:0	00111			
		accumulator	e value in the accumulator with the immediate is less than the immediate then we set the a the accumulator to 0.				
j	а	J	PC = jumpAddr(rt)	01000			
		Jump to the	instruction with address a, calculated using t	he address rule.			
jal	а	J	Mem[ra] = PC + 2 PC = jumpAddr(rt)	01001			
		Jump to the instruction with address a, calculated using the address rule.  Store the current PC + 2 to a fixed memory location.					
sw	imm	I	Mem[sp + SignExtent(imm)] = acc	01010			
			Stored the value in the accumulator onto the stack where it is offset imm to the stack pointer.				
lw	imm	I	acc = sp + SignExtent(imm)	01011			
			alue from the stack where it is off offset imm e accumulator.	to the stack			
ms	imm	I	sp = sp + SignExtent(imm)	01100			
		Move the sta	ack pointer with the sign extended immediate				
sub	а	А	acc = acc - Mem[getAddr(rt)]	01101			
			value stored at address a from the accumula accumulator	ator and store the			
add	а	А	acc = acc + Mem[getAddr(rt)]	01110			
		Add the valu	ue stored at address a to the accumulator and ator	d store the result in			
addi	imm	I	acc = acc + SignExtent(imm)	01111			
Add the sign extended immediate to the accumulator and store the accumulator							

and	а	А	acc = acc & Mem[getAddr(rt)]	10000				
		And the value stored at address a to the accumulator and store the result in the accumulator						
or	а	А	acc = acc   Mem[getAddr(rt)]	10001				
			Or the value stored at address a to the accumulator and store the result in the accumulator					
ori	imm	I	acc = acc   ZeroExtent(imm)	10010				
		Or the zero extended immediate to the accumulator and store the result in the accumulator						
loadi	imm	I	acc = SignExtent(imm)	10011				
		Load the sig	n extended immediate to the accumulator.					
getAddr = {7{address[7]}, address, 1'b0} jumpAddr = {4b'0, address, 1'b0} ZeroExtent = {8b'0, imm} SignExtent = {8{address[7]},imm} ra = 0xFFFE sp start at 0xFEFE								

Address rule: We left shift by 1 bit then we sign extent (the most significant bit will be 1 if it is a data and 0 if it is a instruction)

Branch address: Left shift the immediate by 1, sign extend it to 16 bits then add it to the value of the current PC plus 2.

# Types:



0

# **Call procedure:**

For the callers, they are responsible to store the \$acc register value, and put the return address on the \$acc. For callees, they are responsible to restore the value in the Data memory, and callees will move the stack to store the original value of the data in the stack memory, and restore them back before return. Also, it's callee's responsibility to store the return address in the stack memory and use them for return.

# **Example program(s):**

High Level Code	<u> </u>	ssembly	<u>N</u>	Machine Code	<u> </u>	Addresses
n = 6; c = relPrime(n);	loadi save jal load save	6 n relPrime m c	10011 00010 01001 00001 00010	00000110 10000100 00011000 10000011 10000111	000 000 000 000 000	0x 0066 0x 0068 0x 006A 0x 006C 0x 006E
<pre>int relPrime(int n) {     int m;     m = 2;     while (gcd(n, m) != 1) {         m = m + 1;     }     return m; }</pre>	relPrime: loadi save ms loop: load sw save load sw save load sw jal save lw save lw save loadi bne load add save j	2 m -6 m 0 a n 2 b ra 4 gcd 0 0 m 2 n 4 ra 1 o, end m 1 m loop	10011 00010 01100 00001 01010 00001 00001 01010 00001 01001 00010 01011 00010 01011 00010 01011 00010 01011 00010 01011 00010 01011 00010 01011 00100 00001	00000010 10000011 11111010 1000001 000000	000 000 000 000 000 000 000 000 000 00	0x 0030 0x 0032 0x 0034 0x 0036 0x 0038 0x 003A 0x 003C 0x 0040 0x 0042 0x 0044 0x 0046 0x 0048 0x 004A 0x 004C 0x 004E 0x 0050 0x 0052 0x 0054 0x 0056 0x 0058 0x 005C 0x 005E 0x 0060

	_						
	end:	ms	6	01100	00000110	000	0x 0062
		j	ra	01000	11111111	000	0x 0064
int <b>gcd</b> (int a, int b) {	gcd:						
if (a == 0) {	jcu.	loadi	0	10011	00000000	000	0x 0002
return b;		bne	a, loop	00100	10000000	010	0x 0004
)		load	b	00001	10000001	000	0x 0006
while (b != 0) {		i	ra	01000	11111111	000	0x 0008
1	oop:	J					0x 000A
a = a - b;	- J	loadi	0	10011	00000000	000	0x 000C
} else {		bne	b, go	00100	10000001	001	0x 000E
b = b - a;		i	end	01000	00010110	000	0x 0010
	go:	load	b	00001	10000001	000	0x 0012
}	•	slt	а	00110	10000000	000	0x 0014
return a;		save	i	00010	10000010	000	0x 0016
}		loadi	1	10011	0000001	000	0x 0018
		bne	i, else	00100	10000010	011	0x 001A
		load	а	00001	10000000	000	0x 001C
		sub	b	01101	10000001	000	0x 001E
		save	а	00010	10000000	000	0x 0020
		j	loop	01000	00000101	000	0x 0022
e	else:	load	b	00001	10000001	000	0x 0024
		sub	а	01101	10000000	000	0x 0026
		save	b	00010	10000001	000	0x 0028
		j	loop	00010	00000101	000	0x 002A
	end:	load	а	00001	10000000	000	0x 002C
		j	ra	00010	11111111	000	0x 002E
if (n == 0) {		loadi	0	10011	00000000	000	0x 0002
n++;		bne	n, else	00100	10000100	100	0x 0002 0x 0004
} else {		load	n, eise	00001	10000100	000	0x 0004 0x 0006
n = 2;		add	1	01110	00000100	000	0x 0000 0x 0008
}		save	n	00010	10000100	000	0x 0000 0x 000A
1,		i	done	01000	0000100	000	0x 000A
	else:	ı loadi	2	10011	00001001	000	0x 000E
	<del>.</del> .		n	00010	1000010	000	0x 000L 0x 0010
	done:	Juve	**	00010	10000100	500	0x 0010
while (n != 0) {	oop:	loadi	0	10011	00000000	000	0x 0002
n = n - m		beq	n, done	00101	10000100	100	0x 0004
}		load	n	00001	10000100	000	0x 0006
		sub	m	01101	10000011	000	0x 0008
		save	n	00010	10000100	000	0x 000A
1		j	loop	01000	0000001	000	0x 000C
		•	•				0x 000E

<pre>int count = 0; for (int i = 0; i &lt; n; i++) {           count++; }</pre>	loadi save save loop: beq add save save j done:	0 count i n, done 1 count i loop	10011 00010 00010 00101 01110 00010 00010 01000	00000000 10000110 10000010 10000100 000000	000 000 000 100 000 000 000	0x 0002 0x 0004 0x 0006 0x 0008 0x 000A 0x 000C 0x 000E 0x 0010 0x 0012
Data: 0xFF00 a(value = m) 0xFF02 b(value = n) 0xFF04 i 0xFF06 m 0xFF08 n 0xFF0A o 0xFF0C count 0xFF0E c			Stack: 0xFEFE			

# RTL:

Name		Fetch	Decode		
load	а		MDR = Mem[SE(IR[10-3]<<1)] ALUOut = PC +	Acc = MDR	
save	а	2	SE(IR[10-3]<<1)	Mem[SE(IR[10-3]<<1)] = Acc	
loadui imm				Acc = IR[10-3] << 8	
bne imm	a,			if(Acc != MDR) PC = ALUOut	
beq imm	a,			if(Acc == MDR) PC = ALUOut	
slt	а			if(Acc < MDR) Acc = 1 else Acc = 0	
slti imm				if(Acc < SE(IR[10-3])) Acc = 1 else Acc = 0	

j	а		PC = ZE(IR[10-0]<<1)	
jal	а		Mem[ra] = PC PC = ZE(IR[10-0]<<1)	
sw imm			ALUOut = sp +SE(IR[10-3])	Mem[ALUOut
lw imm			ALUOut = sp +SE(IR[10-3])	Acc = Mem[ALUOut]
ms imm			Sp = Sp + (SE(IR[10-3]))	
sub	а		Acc = Acc - MDR	
add	а		Acc = Acc + MDR	
addi imm			Acc = Acc + (SE(IR[10-3]))	
and	а		Acc = Acc & MDR	
or	а		Acc = Acc   MDR	
ori imm			Acc = Acc   (ZE(IR[10-3]))	
loadi imm			Acc = SE(IR[10-3])	

# **RTL Components**

1. 16-bit Registers: reg16

Input wires:

In: 16-bit bus for Input data,

E: 1-bit Enable wire, CLK: 1-bit clock wire

Link to the Google Doc ■ DesignDocument

Reset: Preset:

**Output wire:** 

Out: 16-bit bus for output data

Implemented Symbols: Acc, Sp, PC, IR, ALUOut, MDR

**Description:** We can write to the register only when E = 1. It will read on rising

edge and write on falling edge

**Test implementation:** Set enable to 0 and input 1 for 1 cycle, the output should still be 0. Set enable to 1 and then give an address with value 1 that will change between a rising edge and falling edge to 2. The output should be 1 at the 1st rising edge and only change to 2 at the next rising edge.

input addr	1		2				
clock							
output	X	·	1		2		

# 2. Memory: mem16

## Input wires:

Addr: 16-bit bus for Memory Address,

**In:** 16-bit bus for Input data,

**W**:1-bit Memory write control wire, **R**: 1-bit Memory read control wire,

**CLK**: 1-bit clock wire

### **Output wire:**

Out: 16-bit bus for output data

Implemented Symbols: Mem

**Description:** It will read and write on rising edge

**Test implementation:** Give a 16-bit address and set read and write to 0, should return 0. Set read to 1, the output should be the data at the given address. Set input data to a random 16 bit number then set read to 0, write to 1, on the next cycle set read to 1, the output should be the new data.

## 3. ALU: alu16

### Input wires:

**A**: 16-bit bus for Input A, **B**: 16-bit bus for Input B,

**OP**: 3-bit bus for ALUopcode,

**CLK**: 1-bit clock wire

## Output wire:

**Out**: 16-bit bus for output data **Zero**: 1-bit zero wire (high for 0)

Implemented Symbols: ALU

Opcode:

000 for And 001 for Or 010 for Add 011 for Sub 100 for Sit

**Test implementation:** Input 2 16-bit numbers and change the opcode every cycle, the output should be the result of and, or, add, sub, and slt. Give 0x1111 and 0x1111I and opcode 11, the zero output should be 1. Give 0xFFFF and 0x0001 that will cause an overflow and opcode 00, the overflow output should be 1.

## 4. <u>1-bit Mux: mux1b16</u>

## Input wires:

A: 16-bit bus for Input A,B: 16-bit bus for Input B,OP:1-bit bus for opcode

# Output wire:

Out: 16-bit bus for output data Implemented Symbols: 1bMux

## Opcode:

0 for A 1 for B

**Test implementation:** Give two different 16-bit numbers, change the opcode every cycle and check the output

# 5. 16-bit Sign Extend: se16

### Input wires:

In: 8-bit bus for Input,

# Output wire:

Out: 16-bit bus for output data

### Implemented Symbols:

**Test implementation:** Give a 8-bit number that starts with 1, should fill the upper bits with 1. Give an 8-bit number that starts with 0, should fill the upper bits with 0.

### 6. 16-bit Zero Extend: ze16

Input wires:

**In**: 8-bit bus for Input,

Output wire:

Out: 16-bit bus for output data

Implemented Symbols:

# **Integration Plan:**

## 1. PC:

The first one will be small, including a 2-bit mux and PC ensuring that the mux is properly selecting the correct inputs based on the PCSrc and that the PC is changing when it should. When doing beq we will set Branch to 1 and bne/beq to 1. When doing bne we will set Branch to 1 and bne/beq to 0. This and PCWrite will select when PC will be changed.

# **Input Wires:**

2-bit PCSrc wire

1-bit Zero? Input

1-bit Branch? wire

1 bit bne/beq wire

Three 16-bit bus for Input data

1-bit PCWrite wire

1-bit clock wire

## **Output Wires:**

16-bit bus for output data

#### Tests:

Give 3 separate values for the inputs and for each value of PCSrc the clock will do 2 cycles to test when PCWrite is off or on. When PCWrite is on the output should be the selected input from the mux and if PCWrite is off the output should be the previous cycle's output. Next, iterate through the values of PCSrc but this time the Branch will always be 1 and we'll cycle through with bne/beq = 1 and alternate the Value of Zero?, and switch bne/beq = 0 and repeat.

#### 2. Memory:

The Second will be MEM, a 1-bit mux, and a 2-bit mux. Once again checking the mux functionality. However, this subsystem will ensure that the control of memwrite and memread are working properly with Mux outputs and that the memory block of our Datapath is working.

# **Input Wires:**

16-bit MemAddr wire

1-bit MemData wire

Four 16-bit bus for Input data

1-bit Memory write control wire

1-bit Memory read control wire

1-bit clock wire

### **Output Wires:**

16-bit bus for output data

#### Tests:

We will once again create 4 unique values for the bus inputs to use for this test. MemAddr will increment every 8 cycles while MemData increments every 4 clock cycles to test MemRead and MemWrite together for all possible combinations of the selected values.

### 3. Wires:

The Third subsystem will take a single input and test output for the IR, MDR, SE <<1, SE, ZE <<1, ZE, <<8, the ACCSrc 3-bit mux, ACC, and SP. This subsystem ensures a functional modification of data via bit shifts and Zero and Sign extensions, and that this modified data is properly selected and stored in the ACC and SP when it should be.

### **Input Wires:**

3-bit ACCSrc wire

1-bit ACCWrite wire

1-bit SPWrite wire

Two 16-bit bus for Input data

1-bit clock wire

## **Output Wires:**

Link to the Google Doc ☐ DesignDocument

16-bit bus for ACC output data

16-bit bus for SP output data

16-bit bus for MDR output data

16-bit bus for IR ZE <<1 output data

16-bit bus for IR SE <<1 output data

16-bit bus for IR SE output data

16-bit bus for IR ZE output data

#### Tests:

The main focus of testing the subsystem is not the ZE, SE, or bit shift since they are tested individually. The tests will increment through selections for ACCSrc every 2 cycles to alternate ACCWrite and confirm the proper outputs. At the same time SPWrite will alternate for a secondary check.

### 4. ALUPath:

The Fourth subsystem will include the ALUSrcA, ALUSrcB, ALU, and ALU out. This subsystem guarantees the ALU operations being performed correctly, and the output is stored with no issue.

## **Input Wires:**

2-bit ALUSrcA wire

3-bit ALUSrcB wire

Six 16-bit bus for Input data

3-bit bus for ALUopcode

1-bit clock wire

### **Output Wires:**

Two 16-bit bus for output data

1-bit Zero? output data

#### Tests:

2 of the 6 inputs are going to be the same to test Zero?. But the 6 inputs will remain the same through the test. We'll increment ALUSrcA every time we try every op code with every selection in ALUSrcB to assure that the ALUOut and ALU are working with proper selection. When we select subtract in the opcode

and the 2 inputs that are valued the same we will check that Zero gives a 1 as an output.

# 5. Overall Integration

Finally you test the four subsystems left as one whole system by connecting the Outputs to the inputs in order that the subsystems are listed like output of PC to inputs of Memory as shown in the Datapath. Lastly connect the last output to the inputs of the PC subsystem. With tests written for the subsystems the tests for the integration are extremely similar.

# **Input/Output/Control:**

Name:	Bit Size:	I/O/C	Description:	
PCSrc	2	Control	Used to determine between ALU output, the zero-extended immediate shifted by 1, and ALUOut for the input to PC.	
MemAddr	2	Control	Used to determine between PC, the sign-extended immediate shifted by 1, 0xFFFE, and ALUOut for the address we are writing to in memory	
MemData	1	Control	Used to determine between Acc output and PC for input to memory	
MemRead	1	Control	Is 1 when we are reading from memory, 0 otherwise	
MemWrite	1	Control	Is 1 when we are writing to memory, 0 otherwise	
SPWrite	1	Control	Is 1 when we are writing to Sp, 0 otherwise	
ACCSrc	3	Control	Used to determine between the immediate shifted by 8, MDR output, data from memory, the sign-extended immediate, or Sp output for the input to the accumulator	
ACCWrite	1	Control	Is 1 when we are writing to the accumulator, 0 otherwise	
ALUSrcA	2	Control	Used to determine between PC, Acc output, and Sp output for the input to A	
ALUSrcB	3	Control	Used to determine between 2, the sign-extended immediate, MDR output, the zero-extended immediate, and the sign-extended immediate shifted by 1 for the input to for B	
Zero?	1	Control	Flag that is set to 1 when the output of the ALU is zero	
ALUOp	3	Control	Used to determine which operations should be done by the ALU [000 - And,0 01 - Or, 010 - Add, 011 - Sub, 100 - Slt]	
Bne/Beq	1	Control	Used to determine what control bit gets passed into the PC to determine exactly when to write to the PC (specifically for determining bne/beq) [1 - Beq, 0 - Bne]	

PCWrite	1	Control	Used to determine what control bit gets passed into the PC to determine exactly when to write
Branch	1	Control	Used to determine what control bit gets passed into the PC to determine exactly when to write (specifically if it's a branch instruction)

# **Datapath:**

