ECE564 ASIC & FPGA Design with Verilog Final Project

Name: Rhushikesh Anand Prabhune

Unity ID: rprabhu Student ID: 200321627

Delay (ns to run provided provided example).

Clock period: 10.5 ns

cycles: 4105

Delay (TA provided example. TA to complete)

Logic Area: (um²)

9330.48205

Memory: N/A

1/(delay.area) (ns⁻¹.um⁻²)

9.590480E-6

1/(delay.area) (TA)

Abstract: A fixed point multiply and accumulate was designed which was then given as an input to a tanh interpolation unit to get the output. An area of 9330.48205 um² was obtained with a clock period of 10.5 ns. Input was taken from SRAM for X values. The Wg values were taken from a ROM. Matrix multiplication was then carried out 16 times by repeating the values of X and Wg accordingly. The tanh values were stored in ROM which were used for interpolation. If the values were above a particular limit or below a particular negative limit, a fixed value is used and there is no need for interpolation in such a case. This can be done because the tanh function becomes flat after a particular limit.

Fixed Point Matrix Multiplication and Accumulation and Tanh Interpolation

Rhushikesh Anand Prabhune

Introduction

Hardware designed:

- ➤ Hardware for a fixed-point multiplication which takes in 16-bit values of the variables was designed. Multiplication and accumulation is carried out which then proceeds to calculate the tanh values of the matrix multiplication outputs.
- The tanh of the matrix multiplication outputs is carried out through interpolation of tanh data stored in a ROM. If the output is greater than or less than a particular threshold, a constant value is considered since the tanh function saturates after a particular value. The graph of tanh is given below for reference.
- ➤ The design reads the matrix values from an SRAM and a ROM. The calculation starts when the busy flag is set high.
- ➤ The output values are stored in a SRAM after which the busy flag is set to low.




Figure 1: tanh graph

Summary of Key Innovations:

- While doing fixed-point multiplication the operands are sign extended to meet the number of digits the multiplication will yield. In this project, a multiplication of two 16-bit operands will yield a 32-bit result. Therefore, the operands are sign extended with 16-bits to get two 32-bit operands.
- ➤ The products will be accumulated together 16 times. Hence, taking the upper limit (the products are less than one, upper limit 0.99), the accumulator can reach just below 16. Hence, four extra bits are allocated to the accumulator to accommodate the upper limit. The product is sign extended with 4-bits.

Summary of results achieved:

> Area: 9330.48205 um²

Number of Cycles: 4105

Clock Period: 10.5 ns

➤ Performance (Area * #Cycles * Clock Period): 402167102.56 (um²)(ns)

Micro-Architecture

- The SRAM address which is used to fetch the X values is controlled by a 4-bit counter 'sram_counter' which resets after every 16 cycles. At the same time, there is a 'sram_address_increment' which increments after 256 cycles. The SRAM address is controlled by 'sram counter'.
- The address obtained when this counter becomes zero is dependent on the 'sram_address_increment' counter. The 'sram_address_increment' counter is controlled by the 'gmem_counter' which resets itself after 256 cycles since it is an 8-bit counter.
- ➤ The useful value of the accumulator occurs after every 16 cycles. For this purpose a 4-bit counter 'accumulator_counter' is used. When the 'accumulator_counter' becomes zero, the value of accumulator is registered in a flop which can then proceed to the tanh calculation. Also for all the other times, the products are accumulated in the accumulator.
- ➤ The tanh calculation first checks if the output from accumulator is positive or negative. If negative, it takes the 2's complement of the output for the interpolation process. If positive, no change is made to the output.
- ➤ If the value after the above step is above 12'h1ff, the value taken for tanh address is 12'h1ff.
- ➤ If the above condition is not met, an interpolation is done using the tanh data in SRAM to get the final output which is then written into the SRAM
- ➤ The write_enable flag is set high while writing to SRAM and low while reading from SRAM.

Verification

- The final output was compared with the MATLAB tanh outputs to guarantee the correct results using the given test bench.
- ➤ Intermediate product and accumulate results were also verified by manually checking if the outputs were correct.
- ➤ The waveforms were observed carefully to check the output after a certain number of cycles.
- For example, the accumulator result was checked after every 16 cycles and cross-checked with the correctly calculated results.




Figure 2: First output value from tanh




Figure 3: Second output value from tanh




Figure 4: Third output value from tanh




Figure 5: gmem_counter and sram_counter reset

Results Achieved

Synopsys 2017 Design Compiler was used to synthesize the Verilog RTL and the 45nm Nandgate OpenCell Library was used for this purpose.

Final Area: 9330.48205 um²

Clock Period: 10.5 ns

➤ Medium Compile effort

Clock Skew: 0.05 ns

> Setup Violation Check: 0.0043 (Slack MET)

➤ Hold Violation Check: 0.0217 (Slack MET)

➤ Hold fixed Setup Violation Check: (Slack MET)

Conclusions

The above project is a gate of a Long Short Term Memory (LSTM) cell. LSTM is an artificial recurrent neural network (RNN) architecture. There are many applications of such an architecture in the present world which covers robotics, text generation, speech generation etc. RNN's not only takes the input but also allows some information to be passed on so that along with the input, it can be used to generate the output. This has many uses as described above. Thus, with the increasing importance of neural networks in the present world, designing architectures which support such technologies is becoming increasingly important.