


Flipflops

Combinational circuit:-

- o/p depends only on level present at i/p terminals
 - b. Don't use memory
 - c. clock signal is not used.
 - d. e.g. full adder, full subtractor, multiplexer
- Sequential circuit
- o/p depends upon present i/p, previous o/p,
 - for previous o/p memory is required.
 - clock signal is present.



e.g. flipflops, Register, counter


clock signal




It is a timing signal applied as an i/p signal with duty cycle.

Flip Flop

- It is a basic memory elements.
- It is a 1 bit memory cell.
- It is designed using two NAND/NOR gates & has two stable states 0 & 1.
- o/p of gate 1 is connected to i/p of gate 2 & o/p of gate 2 is connected to i/p of gate 1.



Case 1 $\Rightarrow Q = 0$



Case 2 $\Rightarrow Q = 1$



(1) They will never be equal.
 $Q = \bar{Q} \neq 0 \dots Q = \bar{Q} \neq 1$

(2) $Q=1 \quad \bar{Q}=0 \rightarrow \text{Set state}$
 $Q=0 \quad \bar{Q}=1 \rightarrow \text{Reset state}$

• Flip flop

① SR latch


② SR flip flop

③ D flip flop

④ T flip flop

⑤ JK flip-flop

① SR Latch using NAND gates



Case 1: $S=0 \& R=0$



$Q = \bar{Q} = 1$ is not valid

which is indeterminate state & called as "RACE condition".

Case 2: $S=0 \& R=1$




if $S=0 \& R=1$ then

we get $Q=0 \& \bar{Q}=1$

This is called "RESET condition".

case 3 : $S=1 \& R=0$ then $Q=1$ before



When $S=1 \& R=0$ then:

we get $Q=1 \& \bar{Q}=0$

This is set condition.

Case 4 $S=1 \& R=1$

$$\begin{aligned}
 R=1 &\quad \text{S=1} \\
 Q &= \bar{R}\bar{Q} \quad \bar{Q} = S\bar{Q} \\
 &= \bar{R} + \bar{Q} \quad = \bar{S} + \bar{Q} \\
 &= 0 + \bar{Q} \quad = 0 + \bar{Q} \\
 &= \bar{Q} \quad = \bar{Q}
 \end{aligned}$$

When $S=1 \& R=1$

we get $Q=Q \cdot \bar{Q}=\emptyset$


This is "No change condition".

Truth Table of SR Latch


S	R	Q_n	\bar{Q}_n	
0	0	X	X	RACE
0	1	0	1	RESET
1	0	1	0	SET
1	1	Q	\bar{Q}	No change

Gated Latch - SRFF

- In this 2 more NAND gates are added to basic SR latch & one more IP called Enable
- Clock signal can be applied to enable(E)
- FF are called "level triggered FF" / gated latch / clocked FF.




Case 1: E=0 S=X R=X




No change

Case 2: E=1 S=0 R=0




No change

Case 3: E=1 S=0 R=1




Reset condition

Case 4: E=1 S=1 R=0



Set condition

Case 5: E=1 S=1 R=1




RACE condition

Truth Table SRFF


E	S	R	Q	\bar{Q}	
0	X	X	Q	\bar{Q}	No change
1	0	0	Q	\bar{Q}	No change
1	0	1	0	1	RESET
1	1	0	1	0	SET
1	1	1	X	X	RACE

DFF (Gated D Latch)

(Data flip flop)




case 1 $E=0$ $D=X$




No change

case 2 $E=1$ $D=1$



XXXX Set condition

case 3 $E=1$ $D=0$



RESET 'condn'


Truth Table

E	D	Q	\bar{Q}
0	X	Q	\bar{Q}
1	0	0	1
1	1	0	1


No change
Reset condn
Set condn

JK FF (JK flip flop)

(Jack Kilby: Invented IC in 1958)




case 1 $E=0$ $J=X$ $K=X$




No change

case 2 $E=1$ $J=0$ $K=0$




No change

Case 3 $E=1$ $J=0$ $K=1$




① $Q=0 \quad J=0 \quad K=1$ on anti



$Q=0 \quad \bar{Q}=1 \rightarrow \text{Reset}$


② $Q=1 \quad J=0 \quad K=1$




$Q=1 \quad \bar{Q}=0 \quad S=0 \quad R=1$

$Q=0 \quad \bar{Q}=1 \rightarrow \text{Reset}$

Case 4 $E=1$ $J=1$ $K=0$




① $Q=0 \quad J=1 \quad K=0$ on com



When $S=1, R=0$


R Set condition

② $Q=1 \quad J=1 \quad K=0$




Set condition

Case 5 J=1 K=1




① Q=0 J=1 K=1



Set condition

② Q=1 J=1 K=1



Reset condition

① Q=0 J=1 K=1 Set } Toggle

② Q=1 J=1 K=1 Reset }

E J K Q \bar{Q}

0 X X Q \bar{Q} No change



1 0 0 Q \bar{Q} No change

1 0 1 0 1 Reset


1 1 0 1 0 Set

1 1 1 \bar{Q} Q Toggle

TFT (Toggle flip-flop)






Case 1 E=1 T=0



No change

Case 2 E=1 T=1





① $Q=0 \quad T=1$ - set } Toggle
 ② $Q=1 \quad T=0$ - reset }

E	T	Q	\bar{Q}
1	0	0	1
1	1	1	0

No change Toggle

Truth Table

SR Latch

S R Q \bar{Q}

0 0 X X RACE

0 1 0 1 RESET

1 0 1 0 SET

1 1 Q \bar{Q} No change

SR FF

S R Q \bar{Q}

0 0 Q \bar{Q} No change

0 1 0 1 RESET

1 0 1 0 SET

1 1 X X RACE

DFF

D Q \bar{Q}

0 1 0 1 RESET

1 1 0 SET

TFF

T Q \bar{Q}

0 Q \bar{Q} No change

1 \bar{Q} Q Toggle

JK FF

J K Q \bar{Q}

0 0 Q \bar{Q} No change

0 1 0 1 RESET

1 0 1 0 SET

1 1 Q \bar{Q} Toggle

Excitation Table

SRA&R excitation table shows those minimum inputs that are necessary to generate next state when current state is known.

		Present	Next
S	R	On \bar{Q}	On Q
0	0	0 1 1 0 1 1	1 0 0 1 0 1
0	0	1 0 1 1 0 1	0 1 0 0 1 0

0 1 0 1 1 0 1 1

0 1 1 0 0 1 1 1

1 0 0 1 1 0 1 1

1 0 1 0 1 1 0 1 1

1 1 0 * X X X

1 1 * X X X X

Present	Next	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation Table of DFF

D	On \bar{Q}	On Q
0 0 1	0 1 0	1 0 1
1 1 0	1 0 1	0 1 0
1 0 0	1 1 0	0 1 0
0 1 1	0 0 1	1 0 1

Excitation Table

Present	Next
On \bar{Q}	On Q
0 0 0	0 0 0
0 0 1	1 1 1
1 1 0	0 0 0
1 1 1	1 1 1

Excitation Table of T-FF

T	On \bar{Q}	On Q
0	X 0 0	0 0 1
0 0 0	X 1 0	1 0 0
1 0 0	1 X 0	0 1 0
1	0 X 1	1 1 0
	1 0 0	1 1 1

Excitation Table

Present	Next
On \bar{Q}	On Q
0 0 0	0 0 0
0 0 1	1 1 1
1 0 0	1 1 1
1 1 0	0 0 0

Excitation Table of GKFF

JK	K	On	On	Onn	Onn
0000	0	0	0	1	0
0101		1	0	1	0
1010		0	1	0	1
1100	0	1	0	1	0
		1	0	0	1
	1	0	1	1	0
	1	1	0	1	1
		1	0	0	1

Excitation Table


Present	Next	J	K
On	Only		
O	O	10	X
O	I	1	X
I	O	X	I
I	I	X	0

Excitation Table

Present	Next	S	R	Present	Next	T	Present	Next	T	Present	Next	T
0	0	0	X	0	0	0	0	0	0	0	0	0%
0	1	1	D	0	1	1	0	1	1	0	1	1%
1	0	0	I	1	0	0	1	0	1	1	0	1%
1	1	X	0	1	1	1	1	1	0	1	1	0%

Flip flop conversion


To convert one type of FF to another type of FF we use excitation Table & K-Map



convert SRFF to DFF


Present	Next.	.	.
On	Off	S	R
O	O	O - X	
O	I	I	O
I	O	O	I
I	I	X	O

K-Map for S




Section D

K-Map for R



$$D = \mathbb{Q}_m \quad \overline{D}$$



JKFF TO TFF

T Present Next J K

		Qn+1	
0	0	0	X
1	0	1	X
1	1	0	X
0	1	1	X

K-Map J

T	Qn	Qn
0	0	X'
1	1	X


J=T

K-Map for K

T	Qn	Qn
0	X	0'
1	X	1

K=T

logic 1



SRFF TO TFF

T Present Next S R

		Qn+1	
0	0	0	X
1	0	1	0
1	1	0	1
0	1	1	X

K-Map for S


T	Qn	Qn
0	0	X'
1	1	0

K-Map for R

T	Qn	Qn
0	X	0'
1	0	1

S = T Qn

R = T Qn




D-FF to TFF

T "Present" Next D


0	0	0	0
1	0	1	1
1	1	0	0
0	1	1	1

K-Map for D



$$D = T\bar{Q}_n + T\bar{Q}_n$$

$$= T \oplus \bar{Q}_n$$




SRFF TO JKFF



J K "Present" Next S R

0	0	0	0	0	X
2	0	1	0	0	X
4	1	0	0	1	0
6	1	1	0	1	0
3	0	1	1	0	1
7	1	1	1	0	1
1	0	0	1	1	X
5	1	0	1	1	0

K-Map for S



K-Map for R



DFF to SRFF


S R Present Next D

P N S	0 0 0	0 0 0	0 0 0
0 0 0	X 2 0	1 0 0	0 0 0
0 1 0	0 2 1	0 0 0	0 0 0
1 0 0	1 4 1	0 1 1	1 0 0
1 1 0	X 4 1	0 1 1	1 0 0
P N D	3 0 1	1 0 0	0 1 0
0 0 0	3 0 1	1 0 0	0 1 0
0 1 0	1 0 0	0 0 0	1 0 0
1 0 0	1 0 0	1 1 1	1 0 0
1 1 0	5 1 0	1 1 1	1 0 0

K Map for D

S	R _n						
S	0	1	1	0	0	1	1
S	1	1	0	X	X	1	0

$$D = S + \bar{R}_n C_n$$




DFF to JKFF

J	K	C _n	C _{n+1}	D
P N J K C	0 0 0	0 0	0 0	0
0 0 0 X	2 0 1	0 0	0 0	0
0 1 1 X	4 1 0	0 1	0 1	1
1 0 X X	6 1 1	0 1	1 1	1
P N P	3 0 1	1 0	0 0	0
0 0 0	7 1 1	1 0	0 0	0
0 1 1	5 1 0	1 1	1 1	1
1 0 0	1 1 1	1 1	1 1	1
1 1 1	1 1 1	1 1	1 1	1

K-Map for D

J	K _n	K _n	K _n	K _n
J	0	1	1	2
J	1	1	1	1

$$D = J \bar{C}_n + K C_n$$



Counter

A digital circuit used for counting the pulses is known as counters.

Types of counters


- ① Asynchronous Up
Down
- ② Synchronous Up/Down counter

Asynchronous counter



In these external clk signal is applied to one FF & then o/p of preceding FF is connected to clk of next FF.

Synchronous counter



In these all FF receive the external clk pulse applied simultaneously.


Up counter: count from small to big
 $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 0$

Down counter: count from Big to small
e.g. $7 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0 \rightarrow 7$



Up/Down counter: combination of up & down counter.

Asynchronous Up counter (Ripple)

We will use TFF as we need toggle off for counting.



We can also use JKFF.



let initial cond? of FF be reset
 $QB = QA = 00$

i) On 1st -ve clock edge

FFA \rightarrow will toggle $TAA = 1$ we get $QA = 1$
FFB \rightarrow $QA = 1$ so positive edge trigger.

$$QB = 0$$

$$QB\,QA = 01$$


④ On 2nd -ve clock pulse

FFA → will toggle TA=1 we get QA=0

FFB → TB=1 we get QB=1

$$QBQA = 01$$

⑤ On 3rd -ve clock pulse




FFA → will toggle TA=1 we get QA=1

FFB → for FFB positive clk pulse so no change in QB ... QB=1

$$QBQA = 11$$

⑥ On 4th -ve clock pulse



FFA → will toggle TA=1 we get QA=0

FFB → will toggle TB=1 we get QB=0

$$QBQA = 00$$




⑦ On 2nd -ve clock pulse

FFA → will toggle TA=1 we get QA=0

FFB → TB=1 we get QB=1

$$QBQA = 01$$

⑧ On 3rd -ve clock pulse




FFA → will toggle TA=1 we get QA=1

FFB → for FFB positive clk pulse so no change in QB ... QB=1

$$QBQA = 11$$

⑨ On 4th -ve clock pulse



FFA → will toggle TA=1 we get QA=0


FFB → will toggle TB=1 we get QB=0

$$QBQA = 00$$




CLK, QB, QA : State


↓	0	0	0
↓	0	1	1
↓	1	0	2
↓	1	1	3
↓	0	0	4




③ bit Asynchronous up counter using JKFF



③ bit Asynchronous up counter using TFF




CIR	QA	QB	QA	Decimal
↓	0	0	0	0
↓	0	0	1	1
↓	0	1	0	2
↓	0	1	1	3
↓	0	0	0	4
↓	1	0	1	5
↓	1	1	0	6
↓	1	1	1	7
↓	0	0	0	0



Asynchronous up counter using JKFF

Asynchronous down counter using JFF
2 bit



Initially $QA\ QB = 00$

① 1st Negative clock cycle

FFA → will toggle the O/P $QA = 1$

FFB → will also trigger the O/P $QB = 1$

$QA\ QB = 11$

② 2nd Negative clock cycle

FFA → will toggle the O/P $QA = 0$

FFB → FF will get positive clk → $QB = 1$

$QB\ QA = 10$

③ 3rd Negative clock cycle

FFA → will toggle the O/P → $QA = 1$

FFB → FF get negative supply & FFB toggle the O/P → $QB = 0$

$QB\ QA = 01$

④ 4th Negative clock cycle.


FFA → will toggle the O/P → $QA = 0$

FFB → FF will get positive supply & FFB remain same with no change - $QB = 0$

$QB\ QA = 00$

Up/Down counter

Up & down counters are combined together.
A mode control (M) I/P is used to select either up count or down count mode.



Up/Down Ripple

- ① All FFs operate in Toggle mode (T/J/KFF)
- ② LSB FF receives clk directly others obtained from Q or \bar{Q}

$M=0 \rightarrow$ up counting mode

→ clk is applied directly to clk I/P of LSB & remaining FF's o/p of preceding FF is connected to next clk.

$M=1 \rightarrow$ down counting mode

clk is applied directly to clk I/P of LSB FF & remaining FF's o/p of preceding FF is connected to next clk.

3 bit up/down ripple counter

3 bit = 3 FF

If $M=0$, up counting $\rightarrow \bar{Q}$ to clk

$M=1$, down counting $\rightarrow Q$ to clk


MOD 10 MOD 7 MOD 8
0 to 9 0 to 6 0-7

Design of MOD-6 Asynchronous counter using JK FF

Number of flip-flop required to design MOD-6

$$N=6 \quad 2^n \geq N \quad 2^4 \geq 6$$

$n=3$ we need 3 flip flops



CLK | Qc QB QA output

4	0	0	0	0
4	0	0	1	1
2	0	1	0	2
3	0	1	1	3
4	1	0	0	4
5	1	0	1	5
6	1	1	0	0
7	1	1	1	0

Friday

~~CC~~ ~~CC~~ ~~CC~~ ~~CC~~ ~~CC~~ ~~CC~~

~~de~~ (1 0 1) 1 3 1

QC 14 15 7

JA PR DA] ← [← JB PR DA]

K₂ O₂ C₆H₆ K₂ O₂ C₆H₆

— 88 —

10. The following table shows the number of hours worked by 1000 workers.

—
—
—

11011

Modulus of counter (MOD-N counter)



1 bit ripple counter is called MOD-2 counter
2 bit MOD-4

3 bit ripple counter is called MOD-8

$$N=4 \quad 2^n \geq N \quad 2^1 = 2 \quad 4 \leq 4$$

is the number states in its count sequence

MOD-10 Asynchronous counter (BCD Counter)



CLK Q_D Q_C Q_B Q_A Y

0 1 0 1 0 0 0 1 1

1 0 0 0 1 1 1 1 1

2 0 0 1 0 0 0 0 0

3 0 0 1 1 1 1 1 1