

Difference between combinational logic circuit and sequential logic circuit

combinational

Sequential


- 1. output of any instance of time depends only upon the present input only output is generated dependent upon the present input as well as past output of these inputs.
- 2. Memory unit is not required. Memory unit is required to store past output.
- 3. Faster Slower
- 4. Easy to design difficult
- 5. e.g. Half & full adder, Half & full subtractor, MUX, DEMUX e.g. flip flops, shift register, counters

Multiplexer

Multiplexer is a combinational logic circuit having many inputs and one output.

Multiplexer is many to one.

In multiplexer select line select the one input as a output



Types of Multiplexer

1. 2:1 Multiplexer
2. 4:1 Multiplexer
3. 8:1 Multiplexer
4. 16:1 Multiplexer

Select lines

$$2^m = n$$

m = Select lines


n = inputs

2:1 Multiplexer

Inputs: 2

Output: 1

Select lines: 1




Truth Table

E	S ₀	Y
0	X	X
1	0	D ₀
1	1	D ₁

$$Y = \overline{S_0}D_0 + S_0D_1$$

Circuit diagram



SHOT ON MI A2
MI DUAL CAMERA


2023/12/1

4:1 Multiplexer

Inputs : 4

Outputs : 1

Select lines : 2




Truth Table

E	S_1	S_0	Y
0	X	X	X
1	0	0	D_0
1	0	1	D_1
1	1	0	D_2
1	1	1	D_3

Equation :

$$Y = \overline{S_1} \overline{S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_1 S_0 D_3$$

Circuit diagram:



S_1	D_0	D_1	D_2	D_3	S_0	R	C
X	X	X	X	0	0	0	0
0	0	0	0	1	0	1	0
1	1	0	0	0	1	0	1
0	0	1	0	1	1	1	1
1	1	1	1	1	1	1	1


$$S_0 = D_0 \bar{D}_1 + D_1 \bar{D}_0 + D_0 D_2 \bar{D}_3 + D_2 \bar{D}_0 \bar{D}_3 = Y$$

8:1 Multiplexer

Inputs: 08

Outputs: 01

Select lines: 03




Truth Table

E	S ₂	S ₁	S ₀	Y
0	X	X	X	X
1	0	0	0	D ₀
1	0	0	1	D ₁
1	0	1	0	D ₂
1	0	1	1	D ₃
1	1	0	0	D ₄
1	1	0	1	D ₅
1	1	1	0	D ₆
1	1	1	1	D ₇

Equation:


$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \\ \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + \\ S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$



Multiplexer as a function generator
Implement the following function using
8:1 Multiplexer.

$$F(a_1, b_1, c) = \sum m(3, 5, 6)$$

+ v(logic)



Page


Implement full Adder using 8:1 Mux.

Truth Table:

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	XOR1	1


$$\text{Sum} = \sum m(1, 2, 3, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$



Implement following function using 4:1 MUX
 $F(A, B, C) = \sum m(1, 3, 5, 6)$

	A	B	C	γ	γ	y
D_0	0	0	0	0	0	0
D_1	0	0	1	1	1	1
D_2	0	1	0	0	0	0
D_3	0	1	1	1	1	1
D_4	1	0	0	0	0	0
D_5	1	0	1	1	1	1
D_6	1	1	0	1	1	0
D_7	1	1	1	0	0	0




Implement expression using 8:1 MUX

$$F(A, B, C, D) = \Sigma m(0, 2, 3, 6, 8, 9, 12, 14)$$


Truth Table

A	B	C	D	Y	Y
0	0	0	0	1	D
0	0	0	1	0	D
0	0	1	0	1	D
0	0	1	1	1	D
0	1	0	0	0	D
0	1	0	1	0	D
0	1	1	0	1	D
0	1	1	1	0	D
1	0	0	0	1	D
1	0	0	1	1	D
1	0	1	0	0	D
1	0	1	1	0	D
1	1	0	0	1	D
1	1	0	1	0	D
1	1	1	0	1	D
1	1	1	1	0	D




Cascading Multiplexers

Implement 4:1 MUX using 2:1 MUX




Implement 8:1 MUX using 4:1 MUX




Implement 16:1 Multiplexer using 8:1 MUX

Date _____
Page _____



Design 16:1 Multiplexer using 4:1 MUX



Date _____
Page _____


Implement function using 4:1 MUX
 $F(A, B, C) = \sum m(1, 3, 5, 6)$



Implement function using 8:1 MUX
 $F(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$

Demultiplexer

Demultiplexer is one input and many outputs




Type of demultiplexers

1. 1:2 demultiplexer
2. 1:4 demultiplexer
3. 1:8 demultiplexer
4. 1:16 demultiplexer

1:2 Demultiplexer

input - one Select line - 1
output - two




E	s_o	y_0	y_1
0	X	0	0
1	0	Din	0
1	1	0	Din

The logical expression

$$Y_0 = \overline{S_0} D_{in}$$

$$Y_1 = S_0 D_{in}$$


 S_0 D_{in} 

1:14 Demultiplexer

Inputs - 1

Outputs - 4

Select Line - 2



E	S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	x	x	0	0	0	0
1	0	0	Din	0	0	0
1	0	1	0	Din	0	0
1	1	0	0	0	Din	0
1	1	1	0	0	0	Din

The logical expression of the term of Y

$$Y_0 = \bar{S}_1 \bar{S}_0 D_{in}$$

$$Y_1 = \bar{S}_1 S_0 D_{in}$$

$$Y_2 = S_1 \bar{S}_0 D_{in}$$


$$Y_3 = S_1 S_0 D_{in}$$

1:8 Demultiplexer

Inputs - 1

Outputs - 8

Select lines - 3



E	S ₂	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	Din	0	X	X	0	0	0	0
1	0	0	1	0	Din	0	0	0	0	0	0
1	0	1	0	0	0	Din	0	0	0	0	0
1	1	0	0	0	0	0	Din	0	0	0	0
1	1	0	1	0	0	0	0	Din	0	0	0
1	1	1	0	0	0	0	0	0	Din	0	0
1	1	1	1	0	0	0	0	0	0	Din	0

logical Expression

$$Y_0 = S_1 \bar{S}_1 \bar{S}_0 D_{in}$$

$$Y_1 = \bar{S}_2 \bar{S}_1 S_0 D_{in}$$

$$Y_2 = \bar{S}_2 S_1 \bar{S}_0 D_{in}$$

$$Y_3 = \bar{S}_2 S_1 S_0 D_{in}$$


$$Y_4 = S_2 \bar{S}_1 \bar{S}_0 D_{in}$$

$$Y_5 = S_2 \bar{S}_1 S_0 D_{in}$$


$$Y_6 = S_2 S_1 \bar{S}_0 D_{in}$$

$$Y_7 = S_2 S_1 S_0 D_{in}$$


Design 1:8 demultiplexer using 1:8 demux




Design 1:16 demultiplexer using 1:8 Demux




Design 1:16 Demultiplexer using 1:4 Demux



Design 1:16 demultiplexer using 1:8 Demux




Design 1:16 Demultiplexer using 1:4 Demux



Implement following function using Demux

$$Y_1(A, B, C) = \sum m(0, 3, 7)$$

$$Y_2(A, B, C) = \sum m(1, 4, 6)$$




Implement full Adder using demultiplexer

A	B	Cin	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$



Decoder


A decoder is a combinational logic circuit having multiple inputs & multiple output.



$(S_1, S_2, S_3)_{2^3} = \text{out}$


The decoder has n inputs & 2^n output

The Enable inputs are used to control the operation of the decoder



Implement Boolean function

$$F_1 = \sum m(1, 4, 6) \text{ using } 3:8 \text{ decoder}$$




Implement full subtractor using 3:8 decoder

A	B	Bin	Diff	B0
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1


$$\text{Diff} = \sum m(1, 2, 4, 7)$$

$$\text{Bout} = \sum m(1, 2, 3, 7)$$

Diff: $\Sigma m(1, 2, 4, 7)$



Borrow = $\Sigma m(1, 2, 3, 7)$




Design 3 bit binary to 3 bit gray code converter using 3:8 decoder.

BIP			OIP		
B ₂	B ₁	B ₀	G ₂	G ₁	G ₀
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

$$G_2 = \sum m(4, 5, 6, 7)$$

$$G_1 = \sum m(2, 3, 4, 5)$$

$$G_0 = \sum m(1, 2, 5, 6)$$



Design One bit magnitude Comparator

Truth Table

		O/P		
		A>B	A=B	A<B
A B				
0 0		0	1	0
0 1		0	0	1
1 0		1	0	0
1 1		0	1	0

Step 2

K-Map for A>B

A\B	B	\bar{B}	B
\bar{A}	0	1	1
A	1	2	3

$$A > B = \bar{A}B$$

K-Map for A=B

A\B	B	\bar{B}	B
\bar{A}	0	1	1
A	2	3	1


$$\begin{aligned} A = B &= \bar{A}\bar{B} + AB \\ &= A \oplus B \end{aligned}$$

K-Map for A<B

A\B	B	\bar{B}	B
\bar{A}	0	1	1
A	2	3	0

$$A < B = \bar{A}\bar{B}$$

Step 3



Design 2 bit Magnitude Comparator

Step1

Truth Table:

I/P				O/P		
A ₁	A ₀	B ₁	B ₀	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

Step2 K-Map for A>B

	A ₁ A ₀	B ₁ B ₀			
A ₁ A ₀	0	1	3	7	2
A ₁ A ₀	1	4	5	6	
A ₁ A ₀	1	12	13	15	14
A ₁ A ₀	1	8	9	11	10

$$A>B = A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$

K-Map for $A \wedge B$ $A_1 A_0$ $B_1 B_0$

1	1	1	
1	1		
	1	1	
1		1	

 $\text{A} \wedge \text{B} = \text{A}_1 \text{A}_0 \text{B}_1 \text{B}_0 + \text{A}_1 \text{B}_1 \text{B}_0$

$$Y = A \wedge B = \overline{A}_1 \overline{A}_0 B_1 B_0 + \overline{A}_1 B_1 B_0 + A_1 B_1 \overline{B}_0$$

K-Map for $A \geq B$ $A_1 A_0$ $B_1 B_0$

1			
	1		
		1	
			1


 $\text{A} \geq \text{B} = \text{A}_1 \text{A}_0 \text{B}_1 \text{B}_0 + \text{A}_1 \text{B}_1 \text{B}_0 + \text{A}_1 \text{B}_1 \text{B}_0 + \text{A}_1 \text{B}_1 \text{B}_0$

$$Y = A \geq B = \overline{A}_1 \overline{A}_0 \overline{B}_1 \overline{B}_0 + \overline{A}_1 \overline{A}_0 \overline{B}_1 B_0 +$$

$$+ A_1 \overline{A}_0 B_1 \overline{B}_0 + A_1 \overline{A}_0 B_1 B_0 + A_1 B_1 \overline{B}_0 + A_1 B_1 B_0$$

$$= \overline{A}_1 \overline{B}_1 (\overline{A}_0 \overline{B}_0 + A_0 B_0) + A_1 B_1 (A_0 B_0 + \overline{A}_0 \overline{B}_0)$$

$$= (\overline{A}_1 \overline{B}_1 + A_1 B_1) (\overline{A}_0 \overline{B}_0 + A_0 B_0)$$

 $A_1 \quad A_0 \quad B_1 \quad B_0$ $\text{A} = \text{B} = (\overline{A}_1 \overline{B}_1) (\overline{A}_0 \overline{B}_0)$ 

Design Even parity generator & checker.


Truth Table

Truth-table for even parity generator


A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Step 2

K-Map for P



$$\begin{aligned}
 P &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}(\bar{B}\bar{C} + \bar{B}\bar{C}) + A(\bar{B}\bar{C} + B\bar{C}) \\
 &= \bar{A}(B \oplus C) + A(\bar{B} \oplus C) \\
 &= A \oplus B \oplus C
 \end{aligned}$$



Step 3

Truth Table for even parity checker

P	A	B	C	PEC	Sum
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	1	0	0	1
0	1	1	1	1	0
1	0	0	0	1	1
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	1	1
1	1	1	1	0	0

$$S = A \oplus B \oplus C \oplus D \oplus E \oplus F$$


Step 4

K-Map for PEC + (A'B'C'D'E'F)

PA	BC						
$\bar{P}\bar{A}$	0	1	3	2	6	7	5
$\bar{P}A$	1	4	5	7	6	3	2
$P\bar{A}$	2	12	13	15	14	11	10
PA	8	9	11	10			

$$\begin{aligned} PEC = & \bar{P}\bar{A}BC + \bar{P}\bar{A}B\bar{C} + P\bar{A}\bar{B}C + \bar{P}A\bar{B}C + PA\bar{B}C + PABC + \\ & P\bar{A}\bar{B}\bar{C} + P\bar{A}BC \end{aligned}$$

$$\begin{aligned}
 &= P\bar{A}(\bar{B}C + BC) + \bar{P}A(\bar{B}\bar{C} + BC) + PA(\bar{B}\bar{C} + B\bar{C}) + \\
 &\quad P\bar{A}(\bar{B}\bar{C} + BC) \\
 &= \bar{P}\bar{A}(B \oplus C) + \bar{P}A(\bar{B} \oplus \bar{C}) + PA(B \oplus C) + P\bar{A}(\bar{B} \oplus C) \\
 &= (\bar{B} \oplus C)(\bar{P}\bar{A} + PA) + (\bar{B} \oplus \bar{C})(\bar{P}A + P\bar{A}) \\
 &= (B \oplus C)(\bar{P} \oplus A) + (\bar{B} \oplus \bar{C})(P \oplus A) \\
 &= B \oplus C \oplus P \ominus A \\
 &= A \oplus B \oplus C \oplus P
 \end{aligned}$$



Design odd parity generator & checker.

Step 1

Truth table for odd parity generator

$$(A \oplus B) \oplus C = P$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{ccc|c} A & B & C & P \\ \hline 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$$

Step 2

K-Map for P

A\B\BC	$\bar{B}\bar{C}$	BC	$B\bar{C}$	$B\bar{C}$
\bar{A}	1 ⁰	1 ¹	1 ³	1 ²
A	1 ⁴	1 ⁵	D ⁷	1 ⁶


$$P = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C + AB\bar{C}$$

$$= \bar{A}(\bar{B}\bar{C} + BC) + A(\bar{B}C + B\bar{C})$$

$$= \bar{A}(\bar{B} \oplus C) + A(B \oplus C)$$

$$= \overline{A \oplus B \oplus C}$$

A B C



Step 4

Truth Table for odd parity checker

P	A	B	C	PEC
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Step 5

K-Map for PEC


PA \ PB	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{P}\bar{A}$	(1) ¹	1	(1) ³	2
$\bar{P}A$	4	(1) ⁵	7	(1) ⁶
P \bar{A}	(1) ¹²	13	(1) ¹⁵	14
PA	8	(1) ¹⁰	11	(1) ¹⁶

$$\begin{aligned} PEC = & \bar{P}\bar{A}\bar{B}\bar{C} + \bar{P}\bar{A}BC + \bar{P}A\bar{B}C + \bar{P}ABC + PA\bar{B}\bar{C} + \\ & PABC + PA\bar{B}C + P\bar{A}BC \end{aligned}$$

$$\begin{aligned}
 &= \bar{P}\bar{A} \cdot (\bar{B}\bar{C} + BC) + \bar{P}A (\bar{B}C + B\bar{C}) + \\
 &\quad PA (\bar{B}\bar{C} + BC) + P\bar{A} (\bar{B}C + B\bar{C}) \\
 &= \bar{P}\bar{A} (\bar{B}\oplus C) + \bar{P}A (B\oplus C) + PA (\bar{B}\oplus C) + P\bar{A} (B\oplus C) \\
 &= (\bar{B}\oplus C) (\bar{P}\bar{A} + PA) + (B\oplus C) (PA + P\bar{A}) \\
 &= (\bar{B}\oplus C) (P\oplus A) + (B\oplus C) (P\oplus A) \\
 &= P\oplus A \oplus B \oplus C
 \end{aligned}$$

Step 6

Logic diagram of parity checker (odd)



Programmable Logic Devices

A programmable logic device is an integrated circuit capable of implementing logic functions.


The main advantage of PLD is that they can replace a number of circuits in many applications.

Classification of PLD's

- ① Programmable Logic Array (PLA)
- ② Programmable Array Logic (PAL)
- ③ Programmable Read Only Memory (PROM)


Programmable Logic Array (PLA)

PLA is a logic device with both AND and OR arrays programmable.




Programmable Array Logic (PAL)

PAL is a logic device with programmable AND array & a fixed OR array.




(A19) - VLSI and Microprocessor Programmable Read Only Memory (PROM)

It has a fixed AND array that is constructed as a decoder and a programmable OR array.




Input buffer



AND matrix

OR matrix



Programmable Logic Array (PLA)

A combinational circuit is defined by function

$$F_1(A, B, C) = \sum m(1, 4, 5)$$

$$F_2(A, B, C) = \sum m(1, 3, 5)$$

Implement circuit with PLA.

$$F_1(A, B, C) = \sum m(1, 4, 5)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$	
\bar{A}	1	1	0	1	0
A	1	4	1	5	7
					6

$$F_1 = A\bar{B} + \bar{B}C$$


$$F_2(A, B, C) = \sum m(1, 3, 5)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$	
\bar{A}	1	1	1	0	0
A	1	4	1	5	7
					6

$$F_2 = \bar{B}C + \bar{A}C$$

PLA table

Product Term	A	B	C	F_1	F_2
$A\bar{B}$	1	0	-	1	-
$\bar{B}C$	-	0	1	1	1
$\bar{A}C$	0	-	1	-	1



Implement function using PLA

$$F_1(A, B, C) = \sum m(0, 2, 5, 7)$$

$$F_2(A, B, C) = \sum m(2, 3, 4, 5)$$

$$F_1(A, B, C) = \sum m(0, 2, 5, 7)$$

	$\bar{B}C$	BC	$\bar{B}C$	BC	$\bar{B}C$
\bar{A}	1 ⁰	1 ¹	1 ³	1 ²	
A	1 ⁴	1 ⁵	1 ⁷		1 ⁶


$$F_1 = \bar{A}\bar{C} + AC$$

$$F_2(A, B, C) = \sum m(2, 3, 4, 5)$$

	$\bar{B}C$	BC	$\bar{B}C$	BC	$\bar{B}C$
\bar{A}	0 ⁰	1 ¹	1 ³	1 ²	
A	1 ⁴	1 ⁵	1 ⁷		1 ⁶

$$F_2 = A\bar{B} + \bar{A}B$$

Product Term	A	B	C	F_1	F_2
$\bar{A}\bar{C}$	0	-	0	1	
AC	1	-	1	1	
$A\bar{B}$	1	0	-		1
$\bar{A}B$	0	1	-		1



Implement full Adder using PLA

Step 1

Truth Table

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 2

K-Map for Sum

	$\bar{B}C_{in}$	$\bar{B}\bar{C}_{in}$	$\bar{B}C_{in}$	$B\bar{C}_{in}$
\bar{A}	0	(1) ¹	3	(1) ²
A	(1) ⁴	5	(1) ⁷	6


$$\text{Sum} = \bar{A}\bar{B}C_{in} + \bar{A}BC_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

K-Map for Cout

	$\bar{B}C_{in}$	$\bar{B}\bar{C}_{in}$	$\bar{B}C_{in}$	$B\bar{C}_{in}$
\bar{A}	0	1	(1) ³	2
A	4	(1) ⁵	(1) ⁷	6

$$\text{Cout} = AC_{in} + BC_{in} + AB$$

Product Term	A	B	Cin	Sum	Cout
$\bar{A} \bar{B} \text{Cin}$	0	0	1	1	-
$\bar{A} B \bar{\text{Cin}}$	0	1	0	1	-
$A \bar{B} \bar{\text{Cin}}$	1	0	0	1	-
$A B \text{Cin}$	1	1	1	1	-
AB	0	1	1	-	1
$A \text{Cin}$	0	1	-	1	-
$B \text{Cin}$	0	-	1	1	-
	1	0	-	1	0



Implement following function using PLA

$$F_1(A, B, C, D) = \sum m(3, 7, 8, 9, 11, 15)$$

$$F_2(A, B, C, D) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

Step 1

K-Map for F_1

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1	3	2
$\bar{A}B$	4	5	1	7	6
$A\bar{B}$	12	13	1	15	14
AB	(1) 8	1	(1) 11		10


$$F_1 = A\bar{B}\bar{C} + CD$$

K-Map for F_2

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1	3	2
$\bar{A}B$	1	4	1	5	6
$A\bar{B}$	12	13	1	15	14
AB	8	9	11	(1) 10	


$$F_2 = \bar{A}B\bar{C} + ACD + ABC + AC\bar{D}$$

Product Term	A	B	C	D	F_1	F_2
$A\bar{B}\bar{C}$	1	0	0	-	1	
CD	-	-	1	1		1
$\bar{A}B\bar{C}$	0	1	0	-	-	1
$\bar{A}CD$	0	-	1	1	-	1
ABC	1	1	1	-	-	1
ACD	1	-	1	1	-	1



Programmable Array Logic (PAL)

It is a programmable logic device that has programmable AND array & fixed OR array



Implement the following function using PAL

$$F_1(A, B, C) = \sum m(0, 1, 3, 4)$$

$$F_2(A, B, C) = \sum m(3, 4, 5, 6)$$

Step 1

K-Map for F_1

		BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		A	1 ⁰	1 ¹	1 ³	2
		\bar{A}	1 ⁴	1 ⁵	7	6

$$F_1 = \bar{B}\bar{C} + \bar{A}C$$

K-Map for F_2

		BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		A	0	1	1 ³	2
		\bar{A}	1 ⁴	1 ⁵	7	1 ⁶

$$F_2 = A\bar{C} + AB + \bar{A}BC$$

Product Term A B C D O/P


$$\bar{B}C = -01 \quad F_1 = \bar{B}C + \bar{A}C$$

$$\bar{A}C = 0-1 \quad$$

$$A\bar{C} = 1-0 \quad$$

$$A\bar{B} = 10 \quad F_2 = A\bar{C} + A\bar{B} + \bar{A}\bar{B}C$$

$$\bar{A}BC = 011$$



2023/12/18 20



Design BCD-to-Excess-3 code converter using PAL

Step 1 Truth Table

Decimal	BCD	Excess-3
X	B ₃ B ₂ B ₁ B ₀	E ₃ E ₂ E ₁ E ₀
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	1 0 0 0
6	0 1 1 0	1 0 0 1
7	0 1 1 1	1 0 1 0
8	1 0 0 0	1 0 1 1
9	0 0 1 0	1 1 0 0
10	-	-

Step 2

K-Map for E₃ K-Map for E₂



$$E_3 = B_3 + B_2 B_0 + B_2 B_1$$

$$E_2 = B_2 \bar{B}_1 \bar{B}_0 + \bar{B}_2 B_0 + \bar{B}_2 B_1$$

K-Map for E_1

		B ₁ , B ₀				
		B ₁ B ₀	B ₁ B ₀	B ₁ , B ₀	B ₁ B ₀	
B ₃ B ₂		1	0	3	2	
B ₃ B ₂	1	1	0	1	0	
B ₃ B ₂	1	4	5	1	6	
B ₃ B ₂	X	12	X	13	X	14
B ₃ B ₂	1	7	8	X	X	10

$$E_1 = \overline{B}_1 B_0 + B_1 \overline{B}_0$$

K-Map for E_0

		B ₁ , B ₀				
		B ₃ B ₂	B ₃ B ₂	B ₃ B ₂	B ₃ B ₂	
B ₃ B ₂		1	0	3	2	
B ₃ B ₂	1	1	0	1	0	
B ₃ B ₂	1	4	5	1	6	
B ₃ B ₂	X	12	X	13	X	14
B ₃ B ₂	1	8	9	X	X	10

$$E_0 = \overline{B}_0$$

Product Term | B₃ B₂ - B₁ B₀ | O/P

$$B_3 \quad 0 \quad 1 \quad - \quad 1 \quad - \quad 0 \quad E_3 = B_3 + B_2 B_0 + B_2 \overline{B}_0$$

$$B_2 B_0 \quad 0 \quad - \quad 1 \quad 0 \quad - \quad 1 \quad 1 \quad 0 \quad 0$$

$$B_2 B_1 \quad 0 \quad - \quad 1 \quad 1 \quad 1 \quad - \quad 1 \quad 0 \quad 0$$

$$B_2 \overline{B}_1 \overline{B}_0 \quad 0 \quad - \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 2$$

$$\overline{B}_2 B_0 \quad 1 \quad - \quad 0 \quad 1 \quad - \quad 1 \quad 0 \quad 1 \quad E_2 = B_2 \overline{B}_1 B_0 + \overline{B}_2 B_0 + B_2 B_1$$

$$\overline{B}_2 B_1 \quad - \quad 0 \quad 1 \quad - \quad - \quad - \quad - \quad - \quad 4$$

$$\overline{B}_1 \overline{B}_0 \quad - \quad - \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad E_1 = \overline{B}_1 \overline{B}_0 + B_1 B_0$$

$$B_1 B_0 \quad - \quad - \quad 1 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0$$

$$\overline{B}_0 \quad - \quad - \quad - \quad - \quad 0 \quad 0 \quad 0 \quad 0 \quad E_0 = \overline{B}_0$$

$A_3 \bar{B}_3 \bar{B}_2 \bar{B}_1 \bar{B}_0 \bar{B}_0$

B_3

B_2

B_1





B_0

* * *

* * *

* * *

*



Programmable ROM


It has fixed AND array that is constructed as a decoder and programmable OR array.



Implement following function using PROM.

$$F_1 = \sum m(1, 3, 4, 6) \quad F_2 = \sum m(2, 4, 5, 7)$$

$$F_3 = \sum m(0, 1, 5, 7) \quad F_4 = \sum m(1, 2, 3, 4)$$



Design 3 bit Binary to Gray code converter using PROM.

Step 1 Truth Table

Binary Code			Gray Code		
B ₂	B ₁	B ₀	G ₂	G ₁	G ₀
0	0	0	0	0	0
1	0	0	0	0	1
2	0	1	0	0	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	1	1
6	1	1	0	1	0
7	1	1	1	1	0

$$G_2 = \sum m(4, 5, 6, 7)$$

$$G_1 = \sum m(2, 3, 4, 5)$$

$$G_0 = \sum m(1, 2, 5, 6)$$

