


Combinational logic circuits

Combinational logic circuits are the circuits whose output depends on its present input only

Block diagram



A combinational circuit performs an operation based on:

- ① Truth Table
- ② Boolean expression
- ③ Logic diagram

Examples

① Half Adder

② Full Adder

③ Half subtractor

④ Full subtractor

⑤ Binary Adder

⑥ BCD adder

⑦ Multiplexer

⑧ Demultiplexer

Code converters

1. Binary to gray code converter
2. Gray to binary code converter
3. Binary to BCD code converter
4. BCD to Excess-3 code converter

Binary to Gray

	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
00	0000	0001	0011	0010	0101	0100	0111	0110	1001	1000	1011	1010	1100	1101	1111	1110
01	0001	0011	0010	0000	0100	0101	0110	0111	1000	1001	1010	1000	1100	1101	1110	1111
10	0010	0011	0100	0101	0000	0001	0110	0111	1000	1001	1010	1011	1100	1101	1111	1110
11	0011	0100	0101	0110	0111	0001	0000	0111	1001	1000	1011	1010	1100	1101	1110	1111

Dec 2017 , 06 M

Design & implement binary to gray code converter using logic gates

Binary to Gray

Binary	1	0	1	0	1	1
Gray	1	1	1	1	1	0

Truth Table

	B/P				G/P			
	B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

K-Map for G₃

$B_3 B_2$	$\bar{B}_3 \bar{B}_2$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$	$\bar{B}_1 \bar{B}_0$
$\bar{B}_3 \bar{B}_2$	0	1	3	2	
$\bar{B}_3 B_2$	4	5	7	6	
$B_3 B_2$	1	12	13	15	14
$B_3 \bar{B}_2$	1	8	9	11	10

K-Map for G₂

$B_3 B_2$	$\bar{B}_3 \bar{B}_2$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$	$\bar{B}_1 \bar{B}_0$
$\bar{B}_3 \bar{B}_2$	0	1	3	2	
$\bar{B}_3 B_2$	1	4	5	7	6
$B_3 B_2$	12	13	15	14	
$B_3 \bar{B}_2$	1	8	9	11	10

$$G_3 = B_3$$

$$G_2 = \bar{B}_3 B_2 + B_3 \bar{B}_2 \\ = B_3 \oplus B_2$$

K-Map for G₁

$B_3 B_2$	$\bar{B}_3 \bar{B}_2$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$	$\bar{B}_1 \bar{B}_0$
$\bar{B}_3 \bar{B}_2$	0	1	3	2	
$\bar{B}_3 B_2$	1	4	5	7	6
$B_3 B_2$	12	13	15	14	
$B_3 \bar{B}_2$	1	8	9	11	10


K-Map for G₀

$B_3 B_2$	$\bar{B}_3 \bar{B}_2$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$	$\bar{B}_1 \bar{B}_0$
$\bar{B}_3 \bar{B}_2$	0	1	3	2	
$\bar{B}_3 B_2$	4	1	5	7	6
$B_3 B_2$	12	1	3	15	14
$B_3 \bar{B}_2$	8	1	9	11	10

$$G_1 = B_2 \bar{B}_1 + \bar{B}_1 B_2 \\ = B_2 \oplus B_1$$

$$G_0 = \bar{B}_1 B_0 + B_0 \bar{B}_1 \\ = B_1 \oplus B_0$$

logic diagram



Design 3 bit gray to binary converter

Truth Table

	I/P			O/P		
	G_2	G_1	G_0	B_2	B_1	B_0
0	0	0	0	0	0	0
1	0	0	1	0	1	1
2	0	1	0	1	0	1
3	0	1	1	0	1	0
4	1	0	0	1	1	1
5	1	0	1	1	1	0
6	1	1	0	1	0	0
7	1	1	1	1	0	1

K Map for B_2

$\bar{G}_1 \bar{G}_0$	$\bar{G}_1 G_0$	$\bar{G}_1 G_0$	$G_1 \bar{G}_0$	$G_1 G_0$	$G_1 \bar{G}_0$
\bar{G}_2	0	1	3	2	
G_2	1	4	5	7	6

$$B_2 = G_2$$

K-Map for B_1

$\bar{G}_1 \bar{G}_0$	$\bar{G}_1 \bar{G}_0$	$\bar{G}_1 G_0$	$G_1 \bar{G}_0$	$G_1 \bar{G}_0$
\bar{G}_2	0	1	3	2
G_2	1	4	5	7


$$\begin{aligned}B_1 &= G_2 \bar{G}_1 + \bar{G}_2 G_1 \\&= G_2 \oplus G_1\end{aligned}$$

K-Map for B_0

$G_1 G_0$	$\bar{G}_1 G_0$	$\bar{G}_1 \bar{G}_0$	$G_1 \bar{G}_0$	$G_1 \bar{G}_0$
\bar{G}_2	0	1	3	2
G_2	1	4	5	6

$$\begin{aligned}
 B_0 &= \bar{G}_2 \bar{G}_1 G_0 + \bar{G}_2 G_1 \bar{G}_0 + G_2 \bar{G}_1 \bar{G}_0 + G_2 G_1 G_0 \\
 &= \bar{G}_2 (\bar{G}_1 G_0 + G_1 \bar{G}_0) + G_2 (\bar{G}_1 \bar{G}_0 + G_1 G_0) \\
 &= \bar{G}_2 (G_1 \oplus G_0) + G_2 (G_1 \oplus G_0) \\
 &= G_2 \oplus G_1 \oplus G_0
 \end{aligned}$$

logic diagram



Design 4 bit BCD to X5-3 code converter


Truth Table

Kmap for E3

$B_3 B_2$	$\cancel{B_1 B_0}$				
$\overline{B_3} \overline{B_2}$	0	1	3	2	
$\overline{B_3} B_2$	4	5	7	6	(3)
$B_3 B_2$	X	X	X	X	
$B_3 \overline{B_2}$	X	1	X	X	(1)


$$E_3 = B_3 + B_2 B_0 + B_2 B_1$$

K-Map for E_2



$$E_2 = B_2 \overline{B}_1 B_0 + \overline{B}_2 B_0 + \overline{B}_2 B_1$$

K-Map for \overline{E}_1




$$\overline{E}_1 = \overline{B}_1 \overline{B}_0 + B_1 B_0$$


$$\overline{E}_1 = \overline{B}_1 \oplus B_0$$

$$\overline{E}_1 = B_1 \odot B_0$$

K-Map for E_0



$$E_0 = \overline{B}_0 + B_1 \oplus B_0 + B_1 \odot B_0 = \overline{B}_0 + B_1$$




What do you mean by half adder?

Half Adder

Half adder is a combinational logic circuit having two inputs and two outputs.


Block diagram



Truth Table


I/P		O/P	
A	B	sum	cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-map for sum





$$\text{sum} = \bar{A}B + A\bar{B} \\ = A \oplus B$$

K-Map for carry



$$\text{carry} = AB$$

Logic diagram of adder using half adder



Full adder = Half adder + Half adder

Sum = $A \oplus B \oplus Cin$

$$Sum = A \oplus B \oplus Cin$$

Cout = $(A \cdot B) + (B \cdot Cin) + (A \cdot Cin)$

$$Cout = (A \cdot B) + (B \cdot Cin) + (A \cdot Cin)$$

OR $Cout = A \oplus B \oplus Cin$

$$Cout = A \oplus B \oplus Cin$$

OR $Cout = (A \cdot B) + (A \cdot Cin) + (B \cdot Cin)$


$$Cout = (A \cdot B) + (A \cdot Cin) + (B \cdot Cin)$$

What do you mean by full Adder

Full Adder

full Adder is a combinational logic circuit having three inputs and two outputs.

Block diagram



Truth Table

I/P			O/P	
A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-Map for sum

		$\bar{B}Cin$	$B\bar{C}in$	$BCin$	$B\bar{C}in$	$\bar{B}Cin$		
		\bar{A}	0	(1)	1	3	(1)	2
\bar{A}	A	(1)	4	5	(1)	7		6
A	\bar{A}							

$$\begin{aligned}
 \text{Sum} &= \bar{A}\bar{B}Cin + \bar{A}B\bar{C}in + A\bar{B}\bar{C}in + AB\bar{C}in \\
 &= \bar{A}(\bar{B}Cin + B\bar{C}in) + A(\bar{B}\bar{C}in + BCin) \\
 &= \bar{A}(B \oplus Cin) + A(\bar{B} \oplus \bar{C}in) \\
 &= A \oplus B \oplus Cin
 \end{aligned}$$



K-Map for carry

		$\bar{B}Cin$	$B\bar{C}in$	$BCin$	$B\bar{C}in$	$\bar{B}Cin$			
		\bar{A}	0	1	(1)	3	2		
\bar{A}	A	4	(1)	5	(1)	7	6		
A	\bar{A}								

$$\text{Carry} = ACin + BCin + AB$$

logic diagram

A B Cin




Describe half subtractor with the help of circuit diagram

Half Subtractor

Half subtractor is a combinational logic circuit having two input and two output.


Block diagram



Truth Table


I/P		Y	
A	B	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-Map for D





$$D = \bar{A}B + A\bar{B}$$
$$= A \oplus B$$

K-Map for Bout



$$\text{Bout} = \bar{A}B$$

logic diagram




	mod	D'	\bar{A}	A	Bout
1	0	0	0	0	0
2	1	1	1	0	1
3	0	1	0	1	0
4	0	0	1	1	1

Draw truth table and logic diagram of full subtractor.

Full Subtractor

full subtractor is a combinational logic circuit with three inputs and two outputs.

Block diagram



Truth Table

IIP			OIP	
A	B	Bin	D	Bout
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	0	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

K-Map for Difference

	BBin	$\bar{B} \bar{B}in$	$\bar{B} Bin$	$B \bar{B}in$	$B Bin$	$\bar{B} \bar{B}in$
A	\bar{A}	0	1	3	1	2
\bar{A}	A	4	5	7	6	
A						


$$\begin{aligned}
 D &= \bar{A} \bar{B} \bar{B}in + \bar{A} B \bar{B}in + A \bar{B} \bar{B}in + A B \bar{B}in \\
 &= \bar{A} (\bar{B} \bar{B}in + B \bar{B}in) + A (\bar{B} \bar{B}in + B \bar{B}in) \\
 &= \bar{A} (B \oplus B \bar{B}in) + A (\bar{B} \oplus B \bar{B}in) \\
 &= A \oplus B \oplus B \bar{B}in
 \end{aligned}$$

K-Map for Bout


	BBin	$\bar{B} \bar{B}in$	$\bar{B} Bin$	$B \bar{B}in$	$B Bin$	$\bar{B} \bar{B}in$
A	\bar{A}	0	1	3	1	2
\bar{A}	A	4	5	7	6	
A						

$$Bout = \bar{A} \bar{B}in + B \bar{B}in + \bar{A} B$$

logic diagram



N-Bit Parallel Adder



An n -bit parallel adder is an arithmetic circuit that adds two binary numbers and generates an arithmetic sum.

The $Cout$ of each full adder is connected to Cin of next full Adder.


Advantages :

1. Fast processing
2. less time is needed for processing
3. Output available in parallel form
4. Parallel adders are less costly.


Disadvantages :

1. If number of bits increases the circuit complexity increases.
2. Every adder has to wait for the carry that is to be generated from previous adder.


4-bit parallel Adder



4-bit parallel Adder using IC 7483



N - Bit Parallel Subtractor



An n bit parallel subtractor is an arithmetic circuit that subtracts binary number and generates arithmetic difference.

It is constructed using n full adder with 2's complement input.

The C_{out} of each full adder is connected to C_{in} of next full adder.

C_{in} of first full adder is connected to V_{CC} .


Advantages

same as n -bit full Adder

Disadvantages


same as n -bit full Adder

4 bit parallel subtractor



Binary Parallel Adder/Subtractor

A single binary adder can be used for performing both addition and subtraction operations.



M = 0 circuit performs addition operation

M = 1 circuit performs subtraction operation


The EX-OR gate consists of two inputs, one input connected to B input and other to M control line

When M=0, B EX-OR of 0 will produce B
When M=1, B EX-OR of 1 will produce \bar{B}

Design one digit BCD adder using IC 7483

Design 4 bit BCD adder

Step 1:



Step 2 Truth table for sum combinational circuit

If the sum is valid BCD then O/P = 0

If the sum is Invalid BCD then O/P = 1

IIP

	S_3	S_2	S_1	S_0	Y
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

Kmap for Y

$S_3 S_2$	$\bar{S}_3 \bar{S}_2$	$\bar{S}_3 S_2$	$S_3 \bar{S}_2$	$S_3 S_2$
0	0	0	1	2
1	0	1	1	3
2	1	0	0	4
3	1	1	0	5
4	0	0	0	6
5	0	1	0	7
6	1	0	0	8
7	1	1	0	9
8	0	0	1	10
9	0	1	1	11
10	1	0	1	12
11	1	1	1	13
12	0	0	0	14
13	0	1	0	15
14	1	0	0	16
15	1	1	0	17
16	0	0	1	18
17	0	1	1	19
18	1	0	0	20
19	1	1	0	21
20	0	0	1	22
21	0	1	1	23


$$Y = S_3 S_2 + S_3 S_1$$

Step 3

The output is combination circuit of sum o/p and Cout.
so we add Cout of first IC in C combinational circuit.

$$\therefore Y = S_3 S_2 + S_3 S_1 + \text{Cout}$$

Step 4 Circuit diagram



Design 4 bit BCD Adder

The two BCD numbers A and B along with input carry cin are added in the first 4 bit binary adder to generate BCD sum.

Case 1

sum is ≤ 9 with carry 0, the output is valid BCD.

$$\begin{array}{r} \text{e.g. } 2 \\ + 3 \\ \hline \boxed{0} \quad 0101 \end{array}$$

cout

If carry 0 & sum ≤ 9 then add 0

$$\begin{array}{r} 0101 \\ + 0000 \\ \hline \underbrace{0101}_5 \end{array}$$

Case 2

sum ≤ 9 with carry 1, the output is invalid BCD.

$$\begin{array}{r} 9 \\ + 9 \\ \hline \boxed{1} \quad 0010 \end{array}$$

Sum is invalid BCD with carry 1
Then add 6

$$\begin{array}{r} 1 \quad 0010 \\ + 0110 \\ \hline \underbrace{1 \quad 1000}_8 \end{array}$$

case 3

sum > 9 with carry 0 is invalid BCD

$$\begin{array}{r}
 8 \\
 + 5 \\
 \hline
 \boxed{0} \quad 1 \ 1 \ 0 \ 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \ 0 \ 0 \ 0 \\
 + 0 \ 1 \ 0 \ 1 \\
 \hline
 1 \ 1 \ 0 \ 1
 \end{array}$$

sum > 9 is invalid BCD then add 6

$$\begin{array}{r}
 & 1 \\
 & \downarrow \\
 1 & 1 & 1 & 0 & 1 \\
 + & 0 & 1 & 1 & 0 \\
 \hline
 1 & 0 & 0 & 1 & 1
 \end{array}$$

1 3