

Unit - IV

Flip Flops

Date _____
Page _____

Abstable


Both are
unstable

Monostable

1 state stable
1 state unstable

Bistable


Both are
stable.



- Flip flop is Bistable.

* S-R Flip flop


Present state $\Rightarrow Q_n$
Next state $\Rightarrow Q_{n+1}$



Truth table

S	R	Q_{n+1}
0	0	Q_n (No change)
0	1	0 (Reset)
1	0	1 (Set)
1	1	? (forbidden)

* J-K Flipflop




Truth table

J	K	Q_{n+1}
0	0	Q_n (No change)
0	1	0 (Reset)
1	0	1 (Set)
1	1	$\overline{Q_n}$ (Toggle)

* Clock

Square wave







Period's'

frequency $f = \frac{1}{T}$ cycles/s = Hz

* Triggering

- Triggering





- The inputs J & K are called synchronous input that means the flipflop is going to respond to these inputs if and only if the clock is present.
- The inputs preset and clear are called asynchronous inputs that means flipflop can respond to these, irrespective of clock.
- Preset and clear are active low that means activated when they are low.
- If not in use, preset + clear should be connected to Vcc i.e. logic 1.

Pr	clr	Q_{n+1}
0	1	1
1	0	0
1	1	No change
0	0	Do not Apply

* Excitation table

Present state Q_n	Next state Q_{n+1}	J	K	I/P
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	

* Conversion of J-K T-FF
into T-flipflop (Toggle)



T	J	K	Q_{n+1}
0	0	0	Q_n
0	1	0	0
1	0	1	1
1	1	0	\bar{Q}_n

T	Q_n	T	Q_{n+1}
0	\bar{Q}_n	0	Q_n
1	\bar{Q}_n	1	\bar{Q}_n

* conversion of J-K flip flop into D-flip flop

D-FF

(Delay)




D	Q_{n+1}
0	0
1	1

- D flip flop is used as one-bit memory cell.
If we want to make 8-bit storage element,
we require 8 D flip-flops. This arrangement
is called 8-bit register.

* 4-bit right shift register (using D flip flop)

* 4-bit right shift register (using D flipflop)



CLOCK = 0


ALLCLEAR = 0

ALLCLEAR = 1


CLOCK = 1

D_E = 1

► Waveform



- This circuit offers SISO (Serial In Serial Out) and SIPO (Serial In Parallel Out)
 - For serial in, we require 4 clock pulses.
 - Serial out require 4 clock pulses.
 - Parallel out does not require any clock pulse
- * 4 bit left shift register
- * L-S flipflop



All PRE = 1

CLK = 0

All CLR = 0


All CLR = 1


CLK = 1

SL = 1011

CLK	Q_3	Q_2	Q_1	Q_0	SL
	0	0	0	0	
↑	0	0	0	1	1
↑	0	0	1	0	0
↑	0	1	0	1	1
↑	1	0	1	1	1

* 4-bit Bidirectional shift register






Unit 5


Date _____
Page _____

COUNTERS



* 3-bit Asynchronous (Ripple) counter using JK flipflop

LSB



 Q_n Q_{n+1}

P-S.


N-S

Q_2	Q_1	Q_0	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0



* Decade / BCD / MOD-10 Ripple counter (IC 7490)




a. Design Mod 8 counter using IC 7490



- Q.1 Design MOD-100 counter using Ripple counter.
 Q.2 Design MOD-67 counter using Ripple counter



We have to decode the state 67
i.e. 0110 0111 in BCD.



* Q. Design of synchronous counters

Clock pulses are applied to all the flip flops simultaneously.

Q. Design 3-bit up counter using J-K flip flop

No. of flip flops required = 3

Consider their outputs as Q_0, Q_1, Q_2 with Q_0 as LSB

State Transition Step Table:

P.S.			N.S								
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J_2 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	0	1	X	X
1	X	X	X	X

$$J_2 = Q_1 Q_0$$

 J_2 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	X	X	X	X
1	1	1	1	0

$$K_2 = Q_1 Q_0$$

 J_1 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	1	X	X	X
1	1	1	X	X

$$J_1 = Q_0$$

 K_1 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	X	X	1	0
1	X	X	1	0

$$K_1 = Q_0$$

 J_0 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	1	X	X	1
1	1	X	X	1

$$J_0 = J_0$$

 K_0 : ~~$Q_1 Q_0$~~

Q_2	00	01	11	10
0	X	1	1	X
1	X	1	1	X

$$K_0 = K_0$$

All present & clear connected to Vcc i.e. logic 1.

Date _____
Page _____

Clock is applied simultaneously to all.

- Q. Design 3-bit synchronous down counter using J-K flip flop.

No. of flip flops required = 3

Outputs $\Rightarrow Q_0, Q_1$ & Q_2 with Q_0 as LSB.

State transition table:

P.S.			N.S								
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	1	1	1	1	X	1	X	1	X
0	0	1	1	1	0	(X	1	X	X	1
0	1	0	1	0	1	1	X	X	0	1	1
0	1	1	1	0	0	1	X	X	0	1	X
1	0	0	0	1	1	X	1	1	X	1	X
1	0	1	0	1	0	X	1	1	X	X	1
1	1	0	0	0	1	X	1	X	1	1	X
1	1	1	0	0	0	X	1	X	0	X	1

Excitation table:

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$J_2: Q_2$ $Q_1 Q_0$

00 01 11 10

0	1	1	1	1
1	x	x	x	x

$J_2 = J_2$

 $J_2:$ ~~Q_2~~ $Q_1 Q_0$

00 01 11 10

0	x	x	x	x
1	1	1	1	1

$K_2 = K_2$

 $J_0 \ K_0$ 1 x $J_1:$ $Q_1 Q_0$ ~~Q_2~~

00 01 11 10

1	x	0	0	3	2
1	1	1	1	1	1

1 x

x 1

1 x

x 1

- All preset & clear are connected to Vcc i.e. logic 1.
- clock is applied simultaneously to all.

Date _____
Page _____

Q. Design 3-bit synchronous down counter using

State transition table:

P.S.	N.S.			Q2	Q1	Q0	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0 0 0	1	1	1	1	X		1	X	1	X	1	X
0 0 1	0	0	0	0	X		0	X	0	X	X	1
0 1 0	0	0	1	0	X		X		X	1	1	X
0 1 1	0	1	0	0	X		X	0	X	1	X	1
1 0 0	0	1	1	X	1		1	X	1	X	1	X
1 0 1	1	0	0	X	0		0	X	0	X	X	1
1 1 0	1	0	1	X	0		X	0	X	1	1	X
1 1 1	1	1	0	X	0		X	0	X	0	X	1

Excitation Table:

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J_2 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	1			
1	X	X	X	X

$$J_2 = \overline{Q_1 Q_0}$$

 K_2 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	X	X	X	X
1	1		X	X

$$K_2 = \overline{Q_1 Q_0}$$

 J_1 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	1		X	X
1	1		X	X

$$J_1 = \overline{Q_0}$$

 K_1 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	X	X		1
1	X	X		1

$$K_1 = \overline{Q_0}$$

 J_0 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	1 ₀	X ₁	X ₂	1 ₂
1	1 ₁	X ₃	X ₄	1 ₄

$$J_0 = Q \cdot J_0$$

 K_0 :

$\overline{Q_1 Q_0}$

Q_2	00	01	11	10
-------	----	----	----	----

0	X ₀	1 ₁	1 ₂	X ₂
1	X ₄	1 ₅	1 ₇	X ₅


$$K_0 = k.$$

Q. Design 3-bit synchronous up/down counter with mod control M using J-K flipflop

IF $M=0$, count up.

IF $M=1$, count down.

Ans: State diagram.



State Transition step (Table)

P.S. N.S.

M	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	01
0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	0	X	01
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	0	1	X	X	01
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	01	X	0	X	01
1	0	0	0	1	1	1	X	1	X	1	X	
1	0	0	1	0	0	0	0	X	0	X	X	01
1	0	1	0	0	0	1	0	X	X	0	1	X
1	0	1	1	0	1	0	0	X	X	0	X	01
1	1	0	0	0	1	1	X	01	1	X	1	X
1	1	0	1	1	0	0	X	01	0	X	X	01
1	1	1	0	1	0	1	X	0	X	01	1	X
1	1	1	1	1	1	0	X	0	X	0	X	1

Excitation table.

Q_n	Q_{n+1}	J	K	
0	0	0	X	
0	1	1	X	1
1	0	X	1	
1	1	X	0	

• K-map:

~~$Q_1 Q_0$~~
 $J_2: M Q_2$ 00 01 11 10

00	0		1	
01	X	X	X	X
11	X	X	X	X
10	1		1	1

$$J_2 = \bar{M} Q_1 Q_0 + M \bar{Q}_1 \bar{Q}_0$$

~~$Q_1 Q_0$~~
 $M Q_2$

00	X	X	X	X
01	0	0	1	0
11	X	0	0	0
10	X	X	X	X

$$K_2 = \bar{M} Q_1 Q_0 + M \bar{Q}_1 \bar{Q}_0$$

~~$Q_1 Q_0$~~
 $M Q_2$

00	0	1	X	X
01	1	1	X	X
11	1	1	X	X
10	1	0	X	X

$$J_1 = M \bar{Q}_0 + \bar{M} Q_0$$

$K_1:$

$$M\bar{Q}_2 \quad Q_1 Q_0$$

	00	01	11	10
00	X	X	1	
01	X	X	*	4
11	X	X		1
10	X	*	X	*

$$K_1 = \bar{M}Q_0 + M\bar{Q}_0$$

$J_0:$

$$M\bar{Q}_2 \quad Q_1 Q_0$$

	00	01	11	10
00	1	X	X	1
01	1	X	X	1
11	1	X	X	1
10	1	X	X	1

$$J_0 = J_0$$


$K_0:$

$$M\bar{Q}_2 \quad Q_1 Q_0$$

	00	01	11	10
00	X	1	1	X
01	X	1	1	X
11	X	1	1	*
10	X	1	1	*



$$K_0 = K_0$$

i.e. $K_0 = 1$



All preset and clear are connected to V_{cc} i.e. logic 1.

Q. Design a sequence detector to detect given sequence using J-K flip flop.



State assignment:

$$a \equiv 00$$

$$b \equiv 01$$

$$c \equiv 01$$

$$d \equiv 11$$


S. T. T.

PS NS Y J₁ K₁ J₂ K₂

* Sequence generator

1011

• State Diagram



State Assignment

$Q_1\ Q_0$

a = 00

b = 01

c = 10


d = 11

PS

NS

$Q_1\ Q_0$	$Q_1\ Q_0$	Y	J_1	K_1	J_0	K_0
0 0	0 1	1	0	X	1	X
0 1	1 0	0	1	X	X	1
1 0	1 1	1	X	0	1	X
1 1	0 0	1	X	1	X	1

K-map:



$$K_1 : \quad \begin{array}{c} 0 \\ \diagdown \end{array} \quad \begin{array}{ccc} 0 & 0 & 1 \end{array}$$

	0	x	x	
1		1		2

$$K_1 = Q_0$$

$$J_0 : \quad \begin{array}{c} 0 \\ \diagdown \end{array} \quad \begin{array}{ccc} 0 & 0 & 1 \end{array}$$

	0	1	0	x	1	
1		1	2	x	3	

$$J_0 = 1$$

$$K_0 : \quad \begin{array}{c} 0 \\ \diagdown \end{array} \quad \begin{array}{cc} 0 & 1 \end{array}$$

	0	x	1	
1		x	1	

$$K_0 = 1$$