


09-10-23

Page No.	
Date	

Unit 03 :

★ Multiplexer (MUX) :



- A multiplexer is a combinational ckt. that has 2^m input lines and a single output line

- The relationship between input and select lines is given by,


$$2^m = n$$

where, $m \rightarrow$ no. of select lines

$n \rightarrow$ no. of inputs

★ Types of multiplexer :

1. 2:1 multiplexer :



$$2 \rightarrow 2^1 : 5^0$$


There is inverter to strobe, so we ground it so that '0' will invert & become '1' to enable (works) in '1' cond'n only

Page No.	
Date	

Strobe	Input	Select line	Output
1	D ₀	S ₀ 0	D ₀
1	D ₁	1	D ₁

$$Y = \overline{S_0} D_0 + S_0 D_1$$

2. 4:1 multiplexer:




Strobe	Input	Selected line	Output
		S ₁ S ₀	
1	D ₀	0 0	D ₀
1	D ₁	0 1	D ₁
1	D ₂	1 0	D ₂
1	D ₃	1 1	D ₃

$$Y = \overline{S_1 S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_1 S_0 D_3$$

$\downarrow \quad \downarrow \quad \downarrow$
0 0 D₀

3. 8:1 multiplexer:


$$2^3 = 8$$



Strobe	Input	Select line			Output
		S ₂	S ₁	S ₀	
1	D ₀	0	0	0	D ₀
1	D ₁	0	0	1	D ₁
1	D ₂	0	1	0	D ₂
1	D ₃	0	1	1	D ₃
1	D ₄	1	0	0	D ₄
1	D ₅	1	0	1	D ₅
1	D ₆	1	1	0	D ₆
1	D ₇	1	1	1	D ₇

$$\begin{aligned}
 Y = & \overline{S_0} \overline{S_1} \overline{S_2} D_0 + S_0 \overline{S_1} \overline{S_2} D_1 + \overline{S_0} S_1 \overline{S_2} D_2 + S_0 S_1 \overline{S_2} D_3 + \overline{S_0} S_1 S_2 D_4 \\
 & + S_0 \overline{S_1} S_2 D_5 + \overline{S_0} S_1 S_2 D_6 + S_0 S_1 S_2 D_7
 \end{aligned}$$


4. 16 : 1 multiplexer




Strobe	Input	Select line				Output
		S ₃	S ₂	S ₁	S ₀	
1	D ₀	0	0	0	0	D ₀
1	D ₁	0	0	0	1	D ₁
1	D ₂	0	0	1	0	D ₂
1	D ₃	0	0	1	1	D ₃
1	D ₄	0	1	0	0	D ₄
1	D ₅	0	1	0	1	D ₅
1	D ₆	0	1	1	0	D ₆
1	D ₇	0	1	1	1	D ₇
1	D ₈	1	0	0	0	D ₈
1	D ₉	1	0	0	1	D ₉
1	D ₁₀	1	0	1	0	D ₁₀
1	D ₁₁	1	0	1	1	D ₁₁
1	D ₁₂	1	1	0	0	D ₁₂
1	D ₁₃	1	1	0	1	D ₁₃
1	D ₁₄	1	1	1	0	D ₁₄
1	D ₁₅	1	1	1	1	D ₁₅

$$\begin{aligned}
 Y = & \overline{S_3} \overline{S_2} \overline{S_1} S_0 D_0 + \overline{S_3} \overline{S_2} \overline{S_1} S_0 D_1 + \overline{S_3} \overline{S_2} S_1 \overline{S_0} D_2 + \overline{S_3} \overline{S_2} S_1 S_0 D_3 \\
 & + \overline{S_3} S_2 \overline{S_1} \overline{S_0} D_4 + \overline{S_3} S_2 \overline{S_1} S_0 D_5 + \overline{S_3} S_2 S_1 \overline{S_0} D_6 + \overline{S_3} S_2 S_1 S_0 D_7 \\
 & + S_3 \overline{S_2} \overline{S_1} \overline{S_0} D_8 + S_3 \overline{S_2} \overline{S_1} S_0 D_9 + S_3 \overline{S_2} S_1 \overline{S_0} D_{10} + \\
 & S_3 \overline{S_2} S_1 S_0 D_{11} + S_3 S_2 \overline{S_1} \overline{S_0} D_{12} + S_3 S_2 \overline{S_1} S_0 D_{13} \\
 & + S_3 S_2 S_1 \overline{S_0} D_{14} + S_3 S_2 S_1 S_0 D_{15}
 \end{aligned}$$

8:1 multiplexer using 4:1 and 2:1 multiplexer



16:1 multiplexer using 8:1 and 2:1 multiplexer



10-10-23


Explanation of 3-4 lines
may be asked in exam
→ Refer unofficial grp 09-10-20 (photos)

Page No.	
Date	

Multiplexer tree: Here $s_3 \equiv E$

When $s_3 = 0$, MUX 2 is enabled By when $s_3 = 1$ MUX 2 is disabled

1. To design 16:1 MUX using 8:1 MUX



For 8:1



IC → 74151

If NOT gate
to MUX 2, then

Do to D_7 to

select lines for MUX 2

16:1 → 4

8:1 → 3

8:1 → 3

→ not required
we req. only 4.


$\therefore 3$ from 8:1 + 1 from enable E

Truth table:

$E \rightarrow S_2 S_1 S_0$	Select lines	Output Y
0 0 0 0		D_0
0 0 0 1		D_1
0 0 1 0		D_2
0 0 1 1		D_3
0 1 0 0		D_4
0 1 0 1		D_5
0 1 1 0		D_6
0 1 1 1		D_7
1 0 0 0		D_8
1 0 0 1		D_9
1 0 1 0		D_{10}
1 0 1 1		D_{11}
1 1 0 0		D_{12}
1 1 0 1		D_{13}
1 1 1 0		D_{14}
1 1 1 1		D_{15}

Q2.

To design 8:1 MUX using 4:1 MUX




Truth table:

E	Select lines		Output	
S ₂	S ₁	S ₀	Y	When
0	0	0	D ₀	S ₂ , S ₁ , S ₀ are
0	0	1	D ₁	0, 0, 0, then
0	1	0	D ₂	0 / P is first
0	1	1	D ₃	i / P D ₀
1	0	0	D ₄	By so on...
1	0	1	D ₅	
1	1	0	D ₆	
1	1	1	D ₇	

~~Q3.~~ Strobe can be either 1 or 0
If IC's are more than 2 for cascading, then we can use strobe

To design 16:1 MUX by using 4:1 MUX




Truth table:


Select lines Output

S_3	S_2	S_1	S_0	Y
0	0	0	0	D_0
0	0	0	1	D_1
0	0	1	0	D_2
0	0	1	1	D_3
0	1	0	0	D_4
0	1	0	1	D_5
0	1	1	0	D_6
0	1	1	1	D_7
1	0	0	0	D_8
1	0	0	1	D_9
1	0	1	0	D_{10}
1	0	1	1	D_{11}
1	1	0	0	D_{12}
1	1	0	1	D_{13}
1	1	1	0	D_{14}
1	1	1	1	D_{15}

~~V.2~~ Q. To design 32:1 MUX by using 16:1 MUX.



~~V.2~~ Q. To design 4:1 MUX by using 2:1 MUX



Truth table:

E	Select line	Output
S ₁	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃

MUX-1 selected
 MUX-2 selected


* Implementation of boolean function using Mux.

S.M.

Q. Implement the following func" using 8:1 Mux.

$$f(A, B, C) = \sum m(3, 5, 6)$$


Logic 1 → 1, bcoz 3, 5, 6 cell nos, we put 1 in kmap
for SOP form



Q. Implement the boolean func given by truth table using multiplexer.

	A	B	C	Y	
0	0	0	0	0	
1	0	0	1	1	→ 1
2	0	1	0	1	→ 2
3	0	1	1	1	→ 3
4	1	0	0	0	
5	1	0	1	1	→ 5
6	1	1	0	0	
7	1	1	1	0	

$$\Rightarrow Y = \sum m(1, 2, 3, 5)$$



~~Q.~~ Implement the boolean function using 4:1 MUX.


$$f(a, b, c) = \sum m(1, 3, 5, 6)$$

→ This can be implemented by using MUX tree also.

MSB $\leftarrow a$ b $c \rightarrow$ LSB

→ by using 4:1, we have only 2 select lines $b \& c$
for a
we'll make
a table as follows:

	D ₀	D ₁	D ₂	D ₃
\bar{a}	0	1	2	3
a	4	5	6	7
Input to Mux	0	1	a	\bar{a}




Q. Implement the expression using 8:1 MUX.

$$f(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$



	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
\bar{A}	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
IIP to MUX	1	A	\bar{A}	\bar{A}	A	0	1	0



H.W Q. Implement full adder using 8:1 MUX

Page No.	21
Date	21/1/2023

y/n Design the full subtractor using
↳ Cascading

Q. $f(P, Q, R, S) = \pi m(0, 2, 5, 6, 7, 9, 12, 15)$

Implement the boolean equation by using 4:1 MUX

$\Rightarrow f(P, Q, R, S) = \pi m(0, 2, 5, 6, 7, 9, 12, 15)$


$f(P, Q, R, S) = \sum m(1, 3, 4, 8, 10, 11, 13, 14)$

Here, we did
cascading of MUX

4:2 → 2 select line
P, R, S → 4 selection

: P & Q are
remaining.
If only Q is remaining
then no need to
cascading.

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
\bar{Q}	0	1	2	3	4	5	6	7
Q	8	9	10	11	12	13	14	15
I/P to MUX	P	\bar{Q}	Q	1	\bar{Q}	Q	Q	0



~~A/V~~

9. Implement full adder using 8:1 MUX.

$8:1 \rightarrow 3$ select lin.
 $A, B, C_{in} \rightarrow 3$ select lin.
 : No need of cascading, no
 need of table.

	Inputs		Cin	Sum	Outputs
	A	B			Carry
D ₀	0	0	0	0	0
D ₁	0	0	1	1 → ₁	0
D ₂	0	1	0	1 → ₂	0
D ₃	0	1	1	0	1 → ₃
D ₄	1	0	0	1 → ₄	0
D ₅	1	0	1	0	1 → ₅
D ₆	1	1	0	0	1 → ₆
D ₇	1	1	1	1 → ₇	1 → ₇



For Sum: $\sum m(1, 2, 4, 7) (1, 0, 1, 1)$

Carry: $\sum m(3, 5, 6, 7)$

Realisation of circuit using 8:1 MUX:

For sum

For carry



2 ways → reduction method
cascading

Design the full subtractor using 4:1 MUX

Inputs			Outputs		
A	B	Bin	Diff.	Borrow	
0 0	0	0	0	D ₀	0
1 0	0	1	1	D ₁	1 D ₁
2 0	1	0	1	D ₂	1 P _R
3 0	1	1	0	D ₃	1 D ₃
4 1	0	0	1	D ₄	0
5 1	0	1	0	D ₅	0
6 1	1	0	0	D ₆	0
7 1	1	1	1	D ₇	1 D ₇

(0xu
= 8)

	D ₀	D ₁	D ₂	D ₃
A	0	1	2	3
A	4	5	6	7
I/P to MUX	A	\bar{A}	\bar{A}	A

? } Diff =
 $\Sigma m(1, 2, 4, 7)$

80

	D ₀	D ₁	D ₂	D ₃
A	0	1	2	3
A	4	5	6	7
I/P to MUX	0	\bar{A}	\bar{A}	1



? } Borrow =
 $\Sigma m(1, 2, 3, 7)$

0 - 0 0 0
8 1 1 -


A B C.
0 0 0
1 1 0

↓
Reduction
method

Realisation of circuit using 4:1 MUX by using reduction method:



Alternate way : Cascading method




16-10-23

* -6 theory may be asked on De-MUX & types.

Page No.	
Date	


* De-multiplexer:



* Theory (S-1 lines)


Type of De-MUX :

1) 1 : 2 De-MUX :




E	S0	Y0	Y1
0	X	0	0
1	0	Din	0
1	1	0	Din

2) 1:4 De-MUX :



E	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	D _{in}	0	0	0
1	0	1	0	D _{in}	0	0
1	1	0	0	0	D _{in}	0
1	1	1	0	0	0	D _{in}

3) 1:8 De-MUX :



1) 1:8 Demux
2) 1:16 De-mux


Page No.

Date


Inputs					Outputs								
E	S ₂	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇		
0	X	X	X	0	0	0	0	0	0	0	0	0	0
1	0	0	0	Din	0	0	0	0	0	0	0	0	0
1	0	0	1	0	Din	0	0	0	0	0	0	0	0
1	0	1	0	0	0	Din	0	0	0	0	0	0	0
1	0	1	1	0	0	0	Din	0	0	0	0	0	0
1	1	0	0	0	0	0	0	Din	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	Din	0	0	0
1	1	1	0	0	0	0	0	0	0	0	Din	0	0
1	1	1	1	0	0	0	0	0	0	0	0	Din	

4)

1:16 De-MUX :




W.L.D 1) Implement 1:16 De-MUX by using 1:4 De-MUX



DEMUX TREE:


* Implement 1:8 De-MUX by using 1:4 De-MUX



2) Design & implement full adder by using 1:8 De-mux
 3) Design & Implement full subtractor by using 1:8 De-mux
 Date _____
 Page No. _____

~~Design & Implement full adder by using 1:8 De-mux~~

Implement 1:16 De-MUX by using 1:4 De-mux




~~Que in exam
can be full adder
using 1:4 or 1:8 or apt.
demux~~

Design and implement full adder by using 1:8 DeMux :

Inputs			Outputs	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$




H.W*

Design and implement full subtractor using appropriate demultiplexer:

Input			Output	
A	B	Bin	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Difference} = \sum m(1, 2, 4, 7) \rightarrow \text{Borrow} = \sum m(1, 2, 3, 7)$$




Q. $Y_1(ABCD) = \sum m(1, 5, 9, 12, 15)$

$Y_2(ABCD) = \sum m(2, 6, 11, 13)$

$Y_3(ABCD) = \sum m(0, 3, 4, 7, 10, 14)$



Din



~~Q.~~


$$Y_1(A B C) = \sum m(0, 3, 7)$$

$$Y_2(A B C) = \sum m(1, 4, 6)$$



Input lines
Output

Lowest priority
Page No. Same logic for
Date 21/11/21 1/Ps



When 01 is selected

Status of 10
211 is '0'

bcz they're
higher priority
than 01

Status of 00
is don't care(x)

as it has less priority
than 01

* Encoders :

* Types of encoders :

1. Priority encoder


2. Decimal to BCD encoder

3. Octal to Binary encoder

4. Hexadecimal to Binary encoder.

Decimal to BCD encoder :-


↳ IC required : 74147 (active low IC) and vice versa



Truth table:

Active low decimal i/p									Active low BCD o/p			
1	2	3	4	5	6	7	8	9	A	B	C	D
1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	0
x	0	1	1	1	1	1	1	1	1	1	0	1
x	x	0	1	1	1	1	1	1	1	1	0	0
x	x	x	0	1	1	1	1	1	1	0	1	1
x	x	x	x	0	1	1	1	1	1	0	1	0
x	x	x	x	x	0	1	1	1	1	0	0	1
x	x	x	x	x	x	0	1	1	1	0	0	0
x	x	x	x	x	x	x	0	1	0	1	1	1
x	x	x	x	x	x	x	x	0	0	1	1	0

Octal to binary encoder :-



Page No.	
Date	

Truth table:

Active low octal i/p

E	0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---	---

1	x	x	x	x	x	x	x	x
0	0	1	1	1	1	1	1	1
0	x	0	1	1	1	1	1	1
0	x	x	0	1	1	1	1	1
0	x	x	x	0	1	1	1	1
0	x	x	x	x	0	1	1	1
0	x	x	x	x	x	0	1	1
0	x	x	x	x	x	x	0	0


Active low Binary o/p

A	B	C
---	---	---

1	1	1
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1

* Decoders :

Q. Implement the following boolean function:
 $f_1(A, B, C) = \sum m(1, 4, 6)$ using 3:8 decoder.



Q. Design and implement 3-bit binary to grey code converter by using suitable decoder.

No. of inputs : 03 = B₂, B₁, B₀.

No. of outputs : 03 = G₂, G₁, G₀.

Truth table :


Inputs			Outputs		
B ₂	B ₁	B ₀	G ₂	G ₁	G ₀
0	0	0	0	0	0
1	0	0	0	0	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	1	1
6	1	1	0	1	0
7	1	1	1	0	1

Final boolean expression for output:

$$G_2(B_2, B_1, B_0) = \sum m(4, 5, 6, 7)$$

$$G_1(B_2, B_1, B_0) = \sum m(2, 3, 4, 5)$$

$$G_0(B_2, B_1, B_0) = \sum m(1, 2, 5, 6)$$



a. Design and implement full adder by using suitable decoder.

⇒ No. of inputs: $o_3 = A, B, C_{in}$


No. of outputs: $o_2 = S(\text{sum}), C_{arry}$

	Inputs			Outputs	
	A	B	Cin	Sum (S)	Carry (C)
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

Final boolean expression for output:


$$S(A, B, C_{in}) = \sum m(1, 2, 4, 7)$$

$$C(A, B, C_{in}) = \sum m(3, 5, 6, 7)$$



$S > A$

Comparators:



1. One-bit comparator:

Q. Design & implement 1-bit comp. by using logic gates.

No. of inputs: $o_2 = A, B$

No. of outputs: $o_3 = A > B, A < B, A = B$

Truth table:

Inputs		Outputs		
A	B	$A > B$	$A < B$	$A = B$
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

K-map:

K-map for $A > B$

	B	\bar{B}	1
A	0	0	0
A	1	1	0

$\therefore Y = A\bar{B}$

K-map for $A < B$

A \ B	0	1
0	0	1
1	0	0




$$\therefore Y = \overline{A}B$$

K-map for $A = B$

A \ B	0	1
0	1	0
1	0	1

$$\therefore Y = \overline{A}\overline{B} + A\overline{B} = A \oplus B$$

Implementation:



2. Two-bit comparator:

Q. Design and implement 2-bit comp. by using basic gates.

No. of inputs: $O_2(A, B) = A_0, A_1, B_0, B_1$

No. of outputs: $O_3(A, B) = A > B, A < B, A = B$

Truth table:

Inputs				Outputs		
A_1	A_0	B_1	B_0	$A > B$	$A < B$	$A = B$
0	0	0	0	0	0	1
0	0	0	1	1	0	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	0	1	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	1

K-map:

K-map for $A > B$

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	0°	0'	0''	0'''	0''''
01	1''	0''''	0'''	0''	0'
11	1''''	1'''	0''''	1''	
10	1''''	1''''	0''''	0''''	0''''

$$\therefore Y = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

K-map for $A < B$

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	0	1	1	1	1
01	0	0	1	1	
11	0	0	0	0	
10	0	0	1	0	

$$\therefore Y = \bar{A}_1 B_1 + \bar{A}_0 B_1 B_0 + \bar{A}_1 \bar{A}_0 B_0$$

K-map for $A = B$

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	1	0	0	0	
01	0	1	0	0	
11	0	0	1	0	
10	0	0	0	1	

$$\therefore Y = \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0$$

$$+ A_1 \bar{A}_0 B_1 B_0$$


$$= A_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0) + \bar{A}_1 \bar{B}_1 (\bar{A}_0 B_0 + A_0 \bar{B}_0)$$

$$= A_1 B_1 (A_0 \odot B_0) + \bar{A}_1 \bar{B}_1 (A_0 \odot B_0)$$

$$= A_0 \odot B_0 (A_1 B_1 + \bar{A}_1 \bar{B}_1)$$

$$= (A_0 \odot B_0) (A_1 \odot B_1)$$

Implementation:



either 3-bit or
2-bit
in exam

* Parity generator and checker:

Q. Design and implement 3-bit parity generator circuit by using logic gates.

* Parity generator :-

I Even parity generator:

Truth table:


Inputs			Output
A	B	C	Y
0	0	0	0
1	0	1	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

K-map:

		B			
		00	01	11	10
A	0	0 ⁰	1 ¹	0 ³	1 ²
	1	1 ⁴	0 ⁵	1 ⁷	0 ⁶

$$\begin{aligned}
 Y &= A\overline{B}\overline{C} + \overline{A}\overline{B}C + ABC + \overline{ABC} \\
 &= A(\overline{B}\overline{C} + BC) + \overline{A}(\overline{B}C + \overline{BC}) \\
 &= A(B \odot C) + \overline{A}(B \oplus C) \\
 &= A(\overline{B} \oplus C) + \overline{A}(B \oplus C) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

Implementation:



2. Odd-parity generator:

Q. Design & implement odd-parity generator by using gates:

Truth table:


Inputs			Outputs
A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

K-map :

A \ B	C 00	01	11	10
0	1	0	1	0
1	0	1	0	1

$$\begin{aligned}
 Y &= \overline{A} \overline{B} \overline{C} + A \overline{B} C + \overline{A} B C + A B \overline{C} \\
 &= \overline{A} (\overline{B} \overline{C} + B C) + A (\overline{B} C + B \overline{C}) \\
 &= \overline{A} (B \odot C) + A (B \oplus C) \\
 &= \overline{A} (B \oplus C) + A (B \oplus C) \\
 &= A \odot B \odot C
 \end{aligned}$$

Implementation :



Parity checker:-

Truth table:

even parity $\Rightarrow 0$
odd parity $\Rightarrow 1$


Input			Parity bit P
A	B	C	
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

K-map:

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	00	01	11	10
A	1	1	0	1

$$\begin{aligned}
 P &= A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC + \bar{A}B\bar{C} \\
 &= A(\bar{B}\bar{C} + BC) + \bar{A}(\bar{B}C + B\bar{C}) \\
 &= A(B \oplus C) + \bar{A}(B \oplus C) \\
 &= A(B \oplus C) + \bar{A}(B \oplus C) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

Implementation:



Used for
SOP


* Programmable Logic Design (PLD):

- PLD is a LSI (Large Scale Integration) circuit.


- PLD has 4 basic building blocks:-

- (i) Inverters/ buffers used to store digital information
- (ii) AND matrix (Array of AND gate)
- (iii) OR matrix (Array of OR gate)
- (iv) Tri-state buffers & programmable inverters

AND matrix:



OR matrix:



* There are 3 types of PLD circuits:

1. ROM (Read Only Memory)
2. PLA (Programmable Logic Array)
3. PAL (Programmable Array Logic)

Q. 1) ROM: Here, Fixed array \rightarrow AND ; Programmable array \rightarrow OR

Q. Design 3-bit binary to gray code converter using suitable ROM and de-coder.

\Rightarrow No. of inputs: $0_3 = B_2, B_1, B_0$

No. of outputs: $0_3 = G_{12}, G_{11}, G_{10}$

Truth table:

Inputs			Outputs		
B_2	B_1	B_0	G_{12}	G_{11}	G_{10}
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

The logic expression for output are:

$$G_{12} = \sum m (4, 5, 6, 7)$$

$$G_{11} = \sum m (2, 3, 4, 5)$$

$$G_{10} = \sum m (1, 2, 5, 6)$$

Q. Implement the following function by using ROM


$$f_1 = \sum m(1, 3, 4, 6); f_2 = \sum m(2, 4, 5, 7)$$

$$f_3 = \sum m(0, 1, 5, 7); f_4 = \sum m(1, 2, 3, 4)$$

Page No.

Date

Circuit diagram:



~~Q.~~


Implement the following function by using ROM.

$$f_1 = \sum m(1, 3, 4, 6); f_2 = \sum m(2, 4, 5, 7);$$


$$f_3 = \sum m(0, 1, 5, 7); f_4 = \sum m(1, 2, 3, 4)$$



Circuit diagram:




Block diagram for ROM:



2) PLA : Both AND & OR are programmable array

~~Programmable~~ Block diagram for PLA :



Q. Design the circuit with optimum utilization of PLA
implement the following func:

$$f_1 = \sum m(1, 2, 3, 6, 9, 11)$$

$$f_2 = \sum m(0, 1, 2, 6, 8, 9)$$

$$f_3 = \sum m(2, 3, 8, 9, 11)$$

→ k-map :

→ For f_1 - $\bar{CD} \quad \bar{CD} \quad CD \quad CD$

$\bar{A} \backslash \bar{B}$	$\bar{C} \backslash \bar{D}$	00	01	11	10
$\bar{A} \bar{B}$	00	0	1	1	1
$\bar{A} B$	01	0	0	0	1
$A \bar{B}$	11	0	0	0	0
$A B$	10	0	1	1	0

$$\therefore f_1 = \bar{B}D + \bar{A}\bar{C}\bar{D}$$

→ for f_2 - $\bar{CD} \quad \bar{CD} \quad CD \quad CD$

$\bar{A} \backslash \bar{B}$	$\bar{C} \backslash \bar{D}$	00	01	11	10
$\bar{A} \bar{B}$	00	1	1	0	1
$\bar{A} B$	01	0	0	0	1
$A \bar{B}$	11	0	0	0	0
$A B$	10	1	1	0	0

$$\therefore f_2 = \bar{B}\bar{C} + \bar{A}\bar{C}\bar{D}$$


→ for f_3 - $\bar{CD} \quad \bar{CD} \quad CD \quad CD$

$\bar{A} \backslash \bar{B}$	$\bar{C} \backslash \bar{D}$	00	01	11	10
$\bar{A} \bar{B}$	00	0	0	1	1
$\bar{A} B$	01	0	0	0	0
$A \bar{B}$	11	0	0	0	0
$A B$	10	1	1	1	0

$$\therefore f_3 = A\bar{B}\bar{C} + \bar{B}C\bar{D} + \bar{A}\bar{B}C$$

Q. Implement full adder using suitable PLA

Page No.	
Date	



Implement full adder using suitable PLA

⇒ Truth table:

Inputs			Outputs	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The logic expression for output are:

$$S_{4m} = \sum m (1, 2, 4, 7)$$

$$\text{Carry} = \sum m (3, 5, 7, 6)$$

K-map:


↳ for sum

		00	01	11	10
		0	1	0	1
A	B	00	1	0	1
		01	0	1	0

↳ for carry


		00	01	11	10
		0	0	1	0
A	B	00	0	1	0
		01	1	1	1

$$\therefore \text{Sum} = A\bar{B}\bar{C}_{in} + \bar{A}\bar{B}C_{in} + AB\bar{C}_{in} + \bar{A}BC_{in} \quad \therefore \text{Carry} = AC_{in} + AB + BC_{in}$$



PAL : Here, AND \rightarrow Programmable array ; OR \rightarrow Fixed array

Block diagram for PAL :



Q. Design the combinational circuit using suitable PAL.

$$W(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 11)$$

$$X(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 11, 13, 15)$$

$$Y(A, B, C, D) = \sum m(0, 2, 4, 6, 8, 12)$$

\Rightarrow K-map :

\hookrightarrow for W

		A	B	C	D	00	p_1	p_2	p_3	p_4
						00	0	1	1	0
						01	1	0	0	1
						11	0	0	0	0
						10	0	1	1	0

$$\therefore W = \overline{B}D + \overline{A}BD$$

↳ For x

A B C D	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	0	1	1	0
10	0	1	1	0


$$\therefore x = \overline{BD} + \overline{ABD} + AD$$

$$\therefore x = \frac{W + AD}{W + AD}$$

↳ For y

A B C D	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	1	0	0	0
10	1	0	0	0

$$\therefore Y = \overline{CD} + \overline{AD}$$





Unit 04:

1-bit memory cell:

NAND
↳ If one of thei/p is 0 →
o/p is 1

Cross-coupled inverter as a memory element:

If we consider,
 $S = 0$, then it'll be
 to another input side -
 will invert and
 then this 1
 go to upper i/p
 same when $S = 1$

Memory-cell with provision of entering the data:
 ↳ S-R flip flop

Truth table:

S	R	O/P (Q)
0	0	Q ₁
0	1	0
1	0	1
1	1	Invalid state

When $S=0$, $R=1$ O/P of $G_3=1$ & that of $G_4=0$ ("NAND $\equiv 1$ i/p acts as inverter) as G_2 's i/p is 0, we know that when 1 of the i/p is 0 in NAND, then o/p is 1. ∴ O/P of $G_2=1$. This 1 will go to one of the i/p of G_1 & one i/p for G_1 is already 1. So, according to NAND, $1 \ 1 \rightarrow 0$. . . ∴ O/P = 0 → Q

In seq. ckt, O/P depends on:-
 1) Present i/p
 2) Past o/p

{ Combination of $i_1 \& i_2$ generate Next state }

When $s=1, R=0$, O/P of $G_{13} = 0$ & that of $G_{14} = 1$

As one of the i/p of G_{11} is 0, O/P of $G_{11} = 1$
 This 1 acts as i/p to G_{12} . \therefore O/P of $G_{12} = 0$
 O will go to one of the i/p to G_{11} , then 00
 $\therefore Q = 1$

When $s=1, R=1$, O/P of $G_3 \& G_4 = 0$

We know that, as one of the i/p is '0', O/P of both will be 1. But we need complemented output.
 \therefore This is not possible \rightarrow Invalid.

When $s=0, R=0$, O/P of $G_{13} \& G_{14} = 1$

Now, we are not sure what will be the O/P as there is no '0' in i/p.

If we consider $Q=1$ or $Q=0$, the value of Q & \bar{Q} will be same as their previous value.

i.e Hold State. $\therefore O/P \Rightarrow Q_n$

$$\begin{aligned} I \cdot \bar{Q} &\Rightarrow I + \bar{Q} = 0 + Q \neq Q \quad \text{same as actual O/P} \\ I \cdot Q &\Rightarrow I + \bar{Q} = 0 + \bar{Q} \neq \bar{Q} \quad \therefore \text{No change} \end{aligned}$$

(Hold)

Flip-flop IC: 7490


Page No. _____
Date _____

In exam, all F/F are clocked only.

for S-R flip flop

in exam


Clocked S-R Flip flop:



→ Truth table of clocked S-R F/F:

Input		Output	state of F/F
S	R	Q_{n+1}	
0	0	Q_n	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Invalid state

→ Block diagram for clocked S-R F/F:



*Note in exam from here
for all F/F*

Characteristics table for clocked S-R F/F:

State of F/F	S _n	R _n	Present stat Q _n	Next state Q _{n+1}	
No change	0	0	0	0	0
	0	0	1	1	1
Reset	0	1	0	0	2
	0	1	1	0	3
Set	1	0	0	1	4
	1	0	1	1	5
Invalid state	1	1	0	X	6
	1	1	1	X	7

→ K-map [For Q_{n+1} / Next state]

S		R		00	01	11	10
		0	1	0	0	1	1
0	0	0	0	X	1		
1	1	0	1	X	1		

$$Q_{n+1} = S + \overline{SR}$$

This is characteristics equation for S-R F/F.

Note in exam
Excitation table for S-R F/F

Q _n	Q _{n+1}	S _n	R _n
0	0	same 0/0 1/1	0/0 X/1
0	1	1	0
1	0	0	1
1	1	0	0
		1	0

? Q_n & Q_{n+1} are 0
at 00 & 01 in
table


~~Drawn~~

Final Excitation table for S-R F/F


Q_n	Q_{n+1}	S_n	R_n
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

J-K flip flop:

↳ circuit diagram for J-K F/F :



↳ Block diagram of J-K F/F:



→ Truth table of J-K F/F:

Data inputs		Outputs S-R		Inputs to S-R		Outputs J-K	
J _n	K _n	Q _n	\bar{Q}_n	J _{n+1}	K _n	Q _{n+1}	\bar{Q}_n
0	0	0	1	0	0	0	0
0	0	1	0	0	0	1	1
0	1	0	1	0	0	0	0
0	1	1	0	0	1	1	0
1	0	0	1	1	0	1	1
1	0	1	0	0	0	0	1
1	1	0	1	1	0	1	1
1	1	1	0	0	1	0	0

~~modified~~

Input		Output
J	K	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	\bar{Q}_n

→ Characteristics table :

State of F/F	J _n	K _n	Q _n	Q _{n+1}
No change	0	0	0	0
	0	0	1	1
Reset	0	1	0	0
	0	1	1	0
Set	1	0	0	1
	1	0	1	1
Toggle state	1	1	0	1
	1	1	1	0

→ K-map

	J			
Q	K00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$\therefore Q_{n+1} = J\bar{Q} + \bar{K}Q$$

This is characteristics equation for J-K FF.

→ Excitation table:


Q _n	Q _{n+1}	J _n	K _n
0	0	0	0
0	0	0	1
0	1	1	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

→ Final excitation table:

Q _n	Q _{n+1}	J _n	K _n
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

20-11-23

$\pi \in \mathbb{N}^*$



$$t=2\pi\omega$$

Page No.


Date 7/17/19

* | Master Slave J-K F/F :



↳ To overcome the difficulty in toggle cond'n in clock where it's value fluctuates 

~~Due to race condition problem~~

Slave



D- flip flop (Delay F/F):
 ↳ Block diagram of D- F/F:



↳ Truth table of D F/F:

Input	Output
D	Q
0	0
1	1

↳ Characteristics equation:

$$Q_{n+1} = D$$

↳ characteristics table for D-F/F:

D_n	Q	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1



When D is 0, next state (Q_{n+1}) will be 0, irrespective of Q .

↳ Excitation table:

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

T-flip flop (toggle/switch F/F):

↳ Block diagram for T F/F:



→ Truth table:

Input	Output
T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

2 1st & last row
of J-K

→ Characteristics equation:

$$Q_{n+1} = T \oplus Q$$

→ Characteristics table:

State of F/F	T	Q_n	Q_{n+1}
No change	0	0	0
		1	1
Toggle	1	0	1
		1	0

→ Excitation table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

* Register:


↳ Chain of flip-flop.

↳ To save/store multiple bit data.

* Shift register:- (Implemented by D-F/F only)

- There are two types of shift register:-
- i) Unidirectional shift register
- ii) Bidirectional


i) Unidirectional shift register:



There are 4 types of unidirectional shift register.

- ① SISO (Serial In Serial Out)
- ② SIPO (Serial In Parallel Out)
- ③ PISO (Parallel In Serial Out)
- ④ PIPO (Parallel In Parallel Out)

① SISO \Rightarrow



	Q_3	Q_2	Q_1	Q_0
	0	1	0	0
c_1	1	0	0	0
c_2	1	1	0	0
c_3	1	1	1	0
c_4	1	1	1	1

Clock pulse to load the data = $N \rightarrow 4$

Clock pulse to read the data = $(N-1)$


c_1, c_2, c_3, c_4

22.11

↳ 1 from last Q_0
O/P

remaining 3
i.e. $N-1$


② SIPO \Rightarrow parallel out data



Clock pulse to load the data = N


Clock pulse to read the data = 1

③ PISO




Clock pulse to load the data = 1
 # Clock pulse to read the data = N - 1

④ PIPO



Clock pulse to load the data = 1
 # Clock pulse to read the data = 1

ii) Bidirectional shift register: (data can flow from R as well as left)



Note: if M=0 shift left

if M=1 shift right

J.V = 7476


* Counters:

~~UNITS TEST~~

Difference between synchronous and asynchronous counter.


Synchronous

1)



Asynchronous

1)



- 2) Synchronous supports sequential as well as non-sequential counting.
- 3) Faster than asynchronous counters.
- 4) Complex in design, it requires gates also.
- 5) Having higher cost.
- 6) e.g. Ring counter, twisted ring counter.
- 2) This supports only sequential counting.
- 3) Slower as compare to synchronous counters.
- 4) Simple in design, it doesn't require gates.
- 5) Lower cost.
- 6) e.g. Ripple counter.


T	T	T
F	T	F
T	T	F
F	F	T

3M for each counter (Ring & tail steal)

Page No.	
Date	

* Synchronous counters:

* Ring counter :



$$CLIC = 2^n = 2^4 = 16$$


required
∴ Here, CL --- C16

$$Q_3(n+1) = D_3 = Q_0(n)$$

$$Q_2(n+1) = D_2 = Q_3(n)$$


$$Q_1(n+1) = D_1 = Q_2(n)$$

$$Q_0(n+1) = D_0 = Q_1(n)$$



Here, to return at original (1000), we required
4 CLC cycles.

* Twisted ring counter:



	Q ₃	Q ₂	Q ₁	Q ₀
CL1	1	0	0	0
CL2	1	1	1	0
CL3	1	1	1	1
CL4	0	1	1	1
CL5	0	0	1	1
CL6	0	0	0	1
CL7	0	0	0	0
CL8	1	0	0	0

Here, we required 8 clock cycles to return at 1000