


* N: 1 MUX




N = No. of data lines.

m = No. of Select lines.

$$N = 2^m$$


4:1 MUX : S₀ S₁




Truth table :

E	S ₁	S ₀	Y
1	X	X	0
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
P	1	1	D ₃

Ques Design 4:1 multiplexer using 2:1 (cascading)



OR



Que 2] Design 8:1 multiplexer using 4:1 multiplexer

IMP
Que 3]

Implement given boolean expression using multiplexer

$$@ f(A, B, C) = A\bar{B} + B\bar{C} + \bar{A}\bar{C}$$

$$= A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}BC + \bar{A}\bar{B}\bar{C}$$


	A	B	C	Y
0	0	0	0	1
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1

No. of variables = 3

No. of conditions = $2^3 = 8$

\therefore 8:1 MUX is required.

logic 1 logic 0
(Vcc) (Gnd)



Implementation

(b) Implement given boolean expression using multiplexer

$$y = f(A, B, C, D) = \sum m(0, 3, 10, 11, 14, 15)$$


→ No. of variables = 4

$$\text{No. of conditions} = 2^4 = 16$$

∴ 16 : 1 mux is required

(Vcc) (Gnd)

logics logic 0



(c) Implement given boolean expression using 8:1 multiplexer

$$y = f(A, B, C, D) = \sum m(0, 3, 10, 11, 14, 15)$$

→ Step 1 :


Write Truthtable :

	A	B	C	D	y	y
0	0	0	0	0	1	{ D
1	0	0	0	1	0	}
2	0	0	1	0	0	{ D
3	0	0	1	1	1	}
4	0	1	0	0	0	
5	0	1	0	1	0	
6	0	1	1	0	0	
7	0	1	1	1	0	
8	1	0	0	0	0	= 0
9	1	0	0	1	0	
10	1	0	1	0	1	1
11	1	0	1	1	1	
12	1	1	0	0	0	0
13	1	1	0	1	0	
14	1	1	1	0	1	1
15	1	1	1	1	1	

Step 2: Make group of 2 of Y o/p.

Step 3: Draw 8:1 mux

(Vcc) (Gnd)
D \bar{D} logic 1 logic 0



Ques 4 variable function ① 16:1 MUX

4 variable function ① 8:1 MUX

4 variable function ② 8:1 MUX


Bo1n

D ₀	D ₀	0	0	0	0	0	0
D ₁	D ₁	0	0	0	0	0	0
D ₂	D ₂	0	0	0	0	0	0
D ₃	D ₃ : 8:1 Y	0	0	0	0	0	0
D ₄	D ₄ MUX	0	0	0	0	0	0
D ₅	D ₅	0	0	0	0	0	0
D ₆	D ₆	0	1	0	0	0	0
A 0,1	D ₇	D ₇	S ₂	S ₁	S ₀	D	Y
						C	
						B	
D ₈	D ₀	S ₂	S ₁	S ₀	1	1	0
D ₉	D ₁				1	1	1
D ₁₀	D ₂						1
D ₁₁	D ₃ : 8:1 Y	0	0	0	0	0	0
D ₁₂	D ₄ MUX	0	0	0	0	0	0
D ₁₃	D ₅	0	0	0	0	0	0
D ₁₄	D ₆	0	0	0	0	0	0
D ₁₅	D ₇	D ₇	S ₂	S ₁	S ₀		
X							
1,0							

Demultiplexer : Demux

Parallel data → Serial data → Parallel data


4:1 mux → 1:4 Demux



NAND:	A	B	$y = \overline{AB}$
	0	0	1
	0	1	1
	1	0	1
	1	1	0

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:	16/10/23					

I/P



Que Implement following boolean expressions using Demux

$$\textcircled{1} \quad y_1 = f_1(A, B, C, D) = \sum_m (8, 9, 10, 11)$$

$$\textcircled{2} \quad y_2 = f_2(A, B, C, D) = \sum_m (3, 5, 12, 1)$$


$$\textcircled{3} \quad y_3 = f_3(A, B, C, D) = \sum_m (0, 1, 2, 3)$$

Note: Demultiplexers are useful to implement the multiobjective functions in which the boolean variables are common but the functions are different.


Output of ^{De} multiplexers are actively low.

NXT PAGE

Parity




Demultiplexer as Decoder



Parity Generator Checker :


1 bit Parity : odd parity }
 even parity } no. of 1's

que Design 3 bit parity (even) generator :




Truth Table

	D ₂	D ₁	D ₀	P _e					
0	0	0	0	0					
1	0	0	1	1	D ₁ , D ₀	00	01	11	10
2	0	1	0	1		0	0	1	03
3	0	1	1	0	D ₂ , D ₀	09	14	05	17
4	0	0	0	1					06
5	1	0	1	0	P _e = Y =	̄D ₀ D ₁ , ̄D ₂ + D ₀ ̄D ₁ , ̄D ₂ +			
6	1	1	0	0		̄D ₀ ̄D ₁ D ₂ + D ₁ D ₀ D ₂			
7	1	1	1	1					
					P _e = Y =	D ₂ ⊕ D ₁ ⊕ D ₀			



Ques. Design 3 bit odd parity generator:



Truth Table.


D_2	D_1	D_0	P_0
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

D_2	D_1, D_0	00	01	11	10
0	00, 01, 11	0	1	0	1
1	04, 15	0	1	0	1

$$\therefore P_0 = \bar{D}_0 \bar{D}_1 \bar{D}_2 + D_0 D_1 \bar{D}_2 + \bar{D}_0 D_1 D_2 + D_0 D_1 D_2$$

$$\therefore P_0 = D_2 \oplus D_1 \oplus D_0$$

Ques. Design 4 bit parity checker (Even).



0101 → 1010
Transmit

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:	18/10/23					

Truthtable

	D ₃	D ₂	D ₁	D ₀	Y
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0


K-Map :

$D_2 D_3$		D ₁ D ₀			
		00	01	11	10
00	00	0	1	0	1
01	01	1	0	1	0
11	11	0	1	0	1
10	10	1	0	1	0

Implement half adder using De-MUX

Truth Table


	A	B	Sum	Carry
0	0	0	0	0
1	0	1	1	0
3	1	1	0	1
2	1	0	1	0



Ques Implement full adder using De-multiplexer

Truth-Table :

A	B	C	Sum	Carry
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0




Active low \rightarrow 1 \rightarrow off \rightarrow not activated
0 \rightarrow on \rightarrow Activated

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:	30/10/23					

Priority Encoders :

Decimal \rightarrow BCD

Octal \rightarrow BCD




Decimal I/P.

1	2	3	4	5	6	7	8	9	B3	B2	B1	B0	BCD O/P	0 \rightarrow on	1 \rightarrow off
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0
X	0	1	1	1	1	1	1	1	1	1	1	1	0	1	0
X	X	0	1	1	1	1	1	1	1	1	1	1	0	0	0
X	X	X	0	1	1	1	1	1	1	0	1	1	1	1	0
X	X	X	X	0	1	1	1	1	1	0	0	1	0	1	0
X	X	X	X	X	0	1	1	1	1	0	0	0	0	0	0
X	X	X	X	X	X	0	1	1	1	0	1	1	1	0	0
X	X	X	X	X	X	X	0	1	1	0	1	1	0	0	0

Octal \rightarrow BCD

8 symbols are there



Octal I/P

BCD O/P

	1	2	3	4	5	6	7	B ₃	B ₂	B ₁	B ₀
1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0
X	0	1	1	1	1	1	1	1	1	1	0
X	X	0	1	1	1	1	1	1	1	0	0
X	X	X	0	1	1	1	1	1	0	1	1
X	X	X	X	0	1	1	1	1	0	1	0
X	X	X	X	X	0	1	1	1	0	0	1
X	X	X	X	X	X	0	1	1	0	0	0

PLD : Programmable logic Devices .

1] ROM : Read only memory .

2] PLA : Programmable logic array

3] PAL : Programmable array logic

* Programmable logic device is an IC. That is user configurable and is capable of implementing logic functions. It is VLSI chip (Very large scale integration) that contains a regular structure .

It is program by the user to perform the function required .


Several advantages :

- ① Short design cycle .
- ② No development cost .
- ③ Reduction in board space requirement .
- ④ Reduction in power requirement .
- ⑤ Design security .
- ⑥ compact circuitry .
- ⑦ High switching Speed .
- ⑧ Higher density .

] ROM as PLD :

A Read Only Memory is basically is a combinational circuit and can be used to implement a ROM of size $m \times n$. has m number of locations and n number of bits can be stored at each location .

The number of address input is P where $2^P = m$
And number of data output lines is N.



A P variable in output logic functions can be implemented using a ROM of size $2^P \times N$. Since all the possible minterms are effectively generated.

Advantages of ROM:

- ① No simplification / minimization required.
- ② Designs can be changed and modify rapidly.
- ③ It is faster than SSI / MSI circuits.
- ④ Cost is reduced.

2) PLA (Programmable Logic Array)

A PLA consist of 2 level AND-OR circuits on a single chip.

Number and AND OR gates and their inputs are fixed for given PLA.

The AND gates provide product terms.

The OR gates logically sum the product terms.

Thereby generating an SOP expressions.

It has M inputs, P AND N product terms and N outputs.


which $n \leq 2^m$ and can be used to implement a logic functions of m variables and n outputs.

Since all of the possible 2^m minterms are not available.

Therefore, logic minimization is required to accommodate a give logic function.


2] PLA :

Block Diagram :




PLA consist of 2 level and-or circuit on a single chip. Input Buffer produces inverted and non inverted o/p, for generating req. product terms the unwanted links are open with method of programming.

same for PAL
AND MATRIX:



OR MATRIX :



3] Programmable Array Logic (PAL)

It is programmable array of logic gates on a single chip in AND OR configuration. In contrast to PAL, it has programmable AND and OR

and fixed OR array, in which each OR gate gets inputs from some of the AND gates.

i.e. all the AND gate outputs are not connected to any OR gate.

Input and output circuit of PAL are similar to those of PLA. The number of fusible links in PAL is the product of $2m$ and n . where M is number of input variable and n is no. of product terms.

- AND MATRIX is same as PLA.
- OR MATRIX :

