


# Flip flops

Combinational circuit:-

- ↳ O/P depends only on level present at I/P terminals
- ↳ Don't use memory
- ↳ clock signal is not used.
- ↳ e.g. full adder, full subtractor, multiplexer

Sequential circuit

- O/P depends upon present I/P, previous O/P,
- for previous O/P memory is required.
- clock signal is present.



- ↳ e.g. flip-flops, Register, counter


Clock signal



It is a timing signal applied as an I/P signal with duty cycle.

## Flip Flop


- It is a basic memory elements.
- It is a 1 bit memory cell.
- It is designed using two NAND/NOR gates & has two stable states 0 & 1.
- O/P of gate 1 is connected to i/p of gate 2 & O/P of gate 2 is connected to i/p of gate 1.



Case 1  $\Rightarrow Q = 0$



Case 2  $\Rightarrow Q = 1$



① They will never be equal.

$$Q = \bar{Q} \neq 0, \quad Q = \bar{Q} \neq 1$$

②  $Q = 1, \bar{Q} = 0 \rightarrow$  Set state

$Q = 0, \bar{Q} = 1 \rightarrow$  Reset state

## 4. Flip Flop

① SR latch


② SR flip flop

③ D flip flop

④ T flip flop

⑤ JK flip-flop

### ① SR Latch using NAND gates



Case 1:  $S=0 \ \& \ R=0$

$$R=0 \quad \text{NAND gate} \quad Q = 1$$

$$S=0 \quad \text{NAND gate} \quad \bar{Q} = 1$$

$Q = \bar{Q} = 1$  is not valid

which is indeterminate state & called as "RACE condition".

Case 2:  $S=0, R=1$

$$R=1 \quad \text{NAND gate} \quad Q = 0$$

$$S=0 \quad \text{NAND gate} \quad \bar{Q} = 1$$

if  $S=0 \ \& \ R=1$  then


we get  $Q=0 \ \& \ \bar{Q}=1$

This is called 'RESET condition.'

SHOT ON MI A2


MI DUAL CAMERA

case 3 :  $S=1 \& R=0$  (Set condition)



When  $S=1 \& R=0$  then we get  $Q=1 \& \bar{Q}=0$   
This is set condition.

Case 4  $S=1 \& R=1$



$$\begin{aligned} Q_0 &= R \bar{Q}_1 \\ F &= \bar{R} + \bar{Q}_1 \\ &= 0 + 1 \\ &= Q_0 \end{aligned}$$

$$\begin{aligned} \bar{Q}_0 &= \bar{S} Q_1 \\ &= \bar{S} \cdot 1 \\ &= \bar{S} \end{aligned}$$



When  $S=1 \& R=1$  we get  $Q=Q_0 = \bar{S} = \bar{Q}_0 = \bar{Q}_1$   
This is "No change condition".

Truth Table of SR Latch


S	R	$Q_{in}$	$\bar{Q}_{in}$	
0	0	X	X	1. RACE
0	1	0	1	RESET
1	0	1	0	SET
1	1	Q	$\bar{Q}$	No change

## Gated Latch - SRFF

- In this 2 more NAND gates are added to basic SR latch & one more I/P called Enable
- clock signal can be applied to enable(E)
- FF are called "level triggered FF" / gated latches / clocked FF.




Case 1:  $E=0 \quad S=X \quad R=X$




No change

Case 2:  $E=1 \quad S=0 \times R=0$




case3:  $E=1 \cdot S=0 \cdot R=1$  (Set condition)




Reset condition.

Case4:  $E=1 \cdot S=1 \times \cdot R=0$  (Reset condition)



Set condition

Case5:  $E=1 \cdot S=1 \cdot R=1$




RACE condition


Truth Table SRFF

$E$	$S$	$R$	$Q$	$\bar{Q}$	
0	X	X	Q	$\bar{Q}$	No change
1	0	0	Q	$\bar{Q}$	No change
1	0	1	0	1	RESET
1	1	0	1	0	SET
1	1	1	X	X	RACE

# DFF (Gated D Latch) (Data flip flop)




Case 1  $E = 0$ ,  $D = X$




NO change in state

Case 2  $E = 1$ ,  $D = 1$



RAKE SET condition

Case 3  $E = 1$ ,  $D = 0$




RESET cond

## Truth Table


E	D	$Q$	$\bar{Q}$	
0	X	0	1	No change
1	0	0	1	Reset cond
1	1	1	0	PSet cond

JKFF (JK-Flip-flop)


(Jack Kilby: Invented IC in 1958)




case 1  $E=0$   $J=X$   $K=X$




case 2  $E=1$   $J=0$   $K=0$



Case 3  $E=1 \ J=0 \ K=1$  (Preset)




①  $Q=0 \ J=0 \ K=1$  — On



$Q=0 \ \bar{Q}=1 \rightarrow$  Reset


②  $Q=1 \ J=0 \ K=1$  — On




$Q=1 \ \bar{Q}=0 \ S=0 \ R=1$

$Q=0 \ \bar{Q}=1 \rightarrow$  Reset

case f  $E=1$   $J=1$   $K=0$




①  $Q=0$   $J=1$   $K=0$



when  $S=1, R=0$


Set condition

②  $Q=1$   $J=1$   $K=0$




Set condition

Case 5  $J=1 \quad K=1$




①  $Q=0 \quad J=1 \quad K=1$



Set condition

②  $Q=1 \quad J=1 \quad K=1$



Reset condition

①  $Q=0 \quad J=1 \quad K=1$  Set } Toggle

②  $Q=1 \quad J=1 \quad K=1$  Reset }

E J K Q  $\bar{Q}$

0 X X Q  $\bar{Q}$  No change



1 0 0 Q  $\bar{Q}$  No change

1 0 1 0 1 Reset


1 1 0 1 0 Set

1 1 1  $\bar{Q}$  Q Toggle

# TFT (Toggle flip flop)




Case 1:  $E=1, T=0$




No change

Case 2:  $E=1, T=1$




①  $Q=0 \quad T=1$        $\bar{Q}=1 \quad Q_{n+1}$



Set condition

②  $Q=1 \quad T=1$        $\bar{Q}=0 \quad Q_{n+1}$



Reset condition

①  $Q=0 \quad T=1$  - set } Toggle

②  $Q=1 \quad T=0$  - Reset }

F T Q  $\bar{Q}$

1 0 Q  $\bar{Q}$  No change

1 1  $\bar{Q}$  Q Toggle

## Truth Table

### SR Latch

S R Q  $\bar{Q}$

0 0 X X RACES

0 1 0 1 RESET

1 0 0 1 SET

1 1 0 0 Nochange

1 0 1 1 RACE

### DFF

D I Q  $\bar{Q}$

0 0 0 1 RESET

1 1 0 1 SET

0 1 1 0 Nochange

1 0 0 1 Toggle

### TFF

T I  $\bar{Q}$

0 0 0 0 Nochange

1 0 0 1 Toggle

### JK FF

J K Q  $\bar{Q}$

0 0 Q  $\bar{Q}$  Nochange

0 1 0 1 RESET

1 0 1 0 SET

1 1 Q  $\bar{Q}$  Toggle

## Excitation Table

excitation table shows that minimum i/p that are necessary to generate next state when current state is known.

Present | Next

$S\bar{R}\bar{Q}$  |  $\bar{Q}\bar{S}R$

$S\bar{R}Q$  |  $\bar{Q}S\bar{R}$

Present | Next S R

0 0 0 X □

0 1 1 0 △

1 0 0 1 0

1 1 X 0 □

## Excitation Table of DFF

Present | Next

D	$\bar{Q}_n$	$Q_n$	$\bar{Q}_n$	$Q_n$
0	0	0	1	0
0	0	0	1	0
1	0	1	1	0
1	0	1	1	0
1	0	0	1	1
1	0	0	1	1
0	1	0	0	1
0	1	0	0	1
0	1	1	0	1
0	1	1	0	1
1	1	0	1	1
1	1	0	1	1
1	1	1	0	1
1	1	1	0	1

## Excitation Table

Present | Next

D	$\bar{Q}_n$	$Q_n$	$\bar{Q}_n$	$Q_n$
0	0	0	0	0
0	0	0	1	1
1	0	1	1	1
1	0	1	1	1
1	1	0	0	0
1	1	0	0	0
1	1	1	0	1
1	1	1	0	1

## Excitation Table of T-FF

Present | Next

T	$\bar{Q}_n$	$Q_n$	$\bar{Q}_n$	$Q_n$
0	X	0	0	1
0	X	1	1	0
1	X	0	1	1
1	0	0	X	1
1	0	1	X	0
1	0	1	X	0

## Excitation Table of T-FF

Present | Next

T	$\bar{Q}_n$	$Q_n$	$\bar{Q}_n$	$Q_n$
0	0	0	0	0
0	0	1	1	1
1	0	0	1	1
1	0	1	0	1
1	1	0	0	0

## Excitation Table of JKFF

JKCQ	J	K	$\bar{Q}_n$	$Q_n$	$\bar{Q}_{n+1}$	$Q_{n+1}$
0000	0	0	0	0	1	0
0101	1	1	0	1	1	0
1010	1	0	1	0	0	1
1100	0	1	1	0	1	0
	0	1	0	1	0	1
	1	0	0	1	1	0
	1	0	0	1	0	1
	1	1	0	0	1	0
	1	1	1	1	0	0
	1	0	1	1	1	0
	1	0	0	1	1	0
	1	1	1	1	0	0

## Excitation Table

Present...Next J K

$\bar{Q}_n$  ...  $\bar{Q}_{n+1}$

0 0 0 1 0 X 0

0 1 1 0 1 X

1 0 0 X 1

1 1 1 1 X 0

## Excitation Table

Present Next S R

Present Next T Present Next T Present Next J P

0 0 0 X

0 0 0 0 0 0 0 0 0 0 0 X

0 1 1 0

0 1 1 0 0 1 0 1 1 0 1 X

1 0 0 1


1 0 0 1 0 0 1 1 0 1 X

1 1 X 0

1 1 1 0 1 1 0 0 1 1 X 0

## Flip-Flop Conversion

To convert One type of FF to another type of FF we use excitation Table & K-Map



convert SRFF to DFF

	Present	Next.	
D	Q <sub>n</sub>	Q <sub>n+1</sub>	S   R
0	0	0	0 . X
1	0	1	1 0
0	1	0	0 1
1	1	1	X 0

K-Map for S


D	Q <sub>n</sub>	Q <sub>n</sub>
D	0 <sup>0</sup>	0 <sup>1</sup>
D	1 <sup>2</sup>	X <sup>3</sup>

$$S = D$$

K-Map for R

D	Q <sub>n</sub>	Q <sub>n</sub>
D	X <sup>0</sup>	D <sup>1</sup>
D	0 <sup>2</sup>	X <sup>3</sup>

$$R = \bar{Q}_n \bar{D}$$



JKFF TO TFF

Present State  $\rightarrow$  Next State  $\rightarrow$  Output

0	0	0	0	X
1	0	1	1	X
0	1	0	0	X
0	1	1	1	X

K-Map J

J	0	0	0
0	0	X	1
1	1	X	0


K-Map for K

T	0	0	0
0	X	0	1
1	X	1	0

$J = T$

$K = T$

logic 1



logic 1

2nd logic

3rd logic

4th logic

5th logic

6th logic

7th logic

8th logic

SRFF TO TFF

T Presenting Next State R

T	0	0	1	0	X
1	0	0	1	1	0
1	1	1	0	0	1
0	1	1	X	0	

K-Map for S

T	0	1	0
T	1	0	3


K-Map for R

T	0	1	0
T	0	2	1

$$S = T \bar{Q}5$$

$$\bar{Q}4 Q3 + T \bar{Q}R = T \bar{Q}5$$

PR



D-FF to TFF

T Present Next D

0 0 0 0 0

1 0 0 0 1

1 1 1 0 0

0 0 1 0 1


0 1 1 1 0

K-Map for D

T		$\bar{Q}_n$		$Q_n$		T		$\bar{Q}_n$		$Q_n$	
F	0	0	1	1	0	F	0	1	0	1	0
T	1	0	0	1	0	T	1	0	1	0	1

$$D = T \bar{Q}_n + T Q_n$$

$$= T \oplus Q_n$$



SRFF TO JKFF

J	K	Q Present	Next Q	S1	R
0	0	0	0	0	X
0	1	0	0	0	X
1	0	1	0	0	X
1	1	1	0	0	X
0	1	1	0	0	X
1	1	0	1	0	X
0	0	1	1	1	X
1	0	1	1	1	X

K-Map for S1


J	K	Q̄n	Qn	Q̄n + Qn
J	K	0	X	1
J	K	1	X	1

$S = J\bar{K}$

K-Map for R

J	K	Q̄n	Qn	Q̄n + Qn
J	K	0	1	1
J	K	1	1	1

$$R = K\bar{Q}$$




# DFF TO SRFF


TRAIL OR TRAIN

	S	R	Present	Next	D	d	t	q
PNSR	0	0	0	0	0	0	0	0
00.0	X	2	0	10	0	0	0	0
010	0	0	1	0	1	0	0	0
100	1	4	1	0	1	1	0	1
11X	0	4	0	1	1	0	1	1
PND	3	10	10	10	0	1	0	3
000	0	3	10	10	10	0	1	0
011	1	3	10	10	10	0	1	1
100	0	100	0	111	1	1	0	0
111	1	5	21	0	111	1	1	0

K Map for D



$$D = S + \bar{R}_{0n}$$



## DFF to JKFF


J	K	$Q_n$	$Q_{n+1}$	D
0	0	0	0	0
2	0	1	0	0
4	1	0	1	1
6	1	1	0	1
3	0	1	0	0
7	1	1	0	0
1	0	0	1	1
5	1	0	1	1

K-Map for D

J  $\swarrow$   $\overline{Q_n}$   $\overline{Q_n} \overline{Q_n}$   $\overline{Q_n} Q_n$ ,  $Q_n \overline{Q_n}$

$\overline{Q_n}$	0	(1)	1	0	2
J	1	0	1	1	1

$$D = J\overline{Q_n} + KQ_n$$



## Register

A group or set of flip-flop that are used to store binary data is called as Register.

The registers are classified depending on the method data is applied to and outputted from a register.

## Types of Register




1. Serial-In-Serial-Out (SISO)
2. Serial-In-Parallel-Out (SIPO)
3. Parallel-In-Serial-Out (PISO)
4. Parallel-In-Parallel-Out (PIPO)

## Shift Register

The register in which data can be shifted out from one flip-flop to other with application of clock pulses is called as a shift register.




## Serial In Serial Out (right shift)

In serial-in-serial-out shift register right shift, the data bits are shifted from left to right by 1 position during each clock cycle.






## Serial - In - Serial - Out (Left Shift)

In the serial-in-serial-out left shift register, the data bits are shifted from right to left by 1 position during each clock cycle.





## Serial - In - Parallel - Out shift register

In Serial - in - parallel out shift registers, all the outputs will be available after 4 clock pulses for a 4 bit shift register.



## Parallel In Serial Out shift register

In parallel in serial out shift register, all the inputs are simultaneously loaded but the shift register outputs will be bit by bit serially.




SHOT ON MI A2  
MI DUAL CAMERA

2023/12/16

## Parallel In Parallel Out shift register

In Parallel in Parallel out shift register all the shift register inputs are loaded simultaneously and all the outputs will be available simultaneously.




## Bidirectional Shift register

A binary number shifted by one bit to the right is equivalent to dividing the number by 2.

A binary number shifted by one bit to the left is equivalent to multiplying the number by 2.

In order to perform these operations, we require a register that can shift the data in any direction.

The registers that are used for shifting the data bits from left to right or right to left are called Bidirectional shift registers.



## Applications of Shift Register

### ① Delay line

A serial in serial out shift register can be used to add delay time.

### ② Serial to parallel converter

A serial in parallel out shift register can be used to convert data in the serial form to parallel form.


### ③ Parallel to serial converter

A parallel in serial out shift register can be used to convert data in the parallel form to serial form.

### ④ The shift register can be used to generate a particular bit pattern.

## Universal Shift Register


A universal shift register is a bidirectional register, whose input can be either in serial form or in parallel form and whose output can also be either in serial form or in parallel form.




## RING Counter

Ring counter is a synchronous shift register counter.

In a ring counter the output of the last flip flop is connected to the first flip flop.




A ring counter is constructed by using serial in serial out shift register and feedback.



## Twisted Ring counter / Johnson Counter

In a ring counter  $\bar{Q}$  output of the last flip flop is connected to the first flip flop.

But in twisted ring counter  $\bar{Q}$  output of last flip flop is connected to the first flip flop.



Twisted Ring counter is also known as Johnson Counter.

