



65 x 132 Dot Matrix LCD Controller/Driver

INTRODUCTION

ST7565R is a single-chip dot matrix LCD driver which incorporates LCD controller and common/segment drivers. ST7565R can be connected directly to a microprocessor with 8-bit parallel interface or 4-line serial interface (SPI-4). Display data sent from MPU is stored in the internal Display Data RAM (DDRAM) of 65x132 bits. The display data bits which are stored in DDRAM are directly related to the pixels of LCD panel. ST7565R contains 132 segment-outputs, 64 common-outputs and 1 icon-common-output. With built-in oscillation circuit and low power consumption power circuit, ST7565R generates LCD driving signal without external clock or power, so that it is possible to make a display system with the minimal power consumption.

FEATURES

Single-chip LCD Controller & Driver On-chip Display Data RAM (DDRAM)

- Capacity: 65x132=8580 bits
- Directly display RAM pattern from DDRAM

Selectable Display Duty (by SEL3 & SEL2 & SEL1)

- > 1/65 duty: 65 common x 132 segment
- 1/55 duty: 55 common x 132 segment
- 1/53 duty: 53 common x 132 segment
- > 1/49 duty: 49 common x 132 segment
- > 1/33 duty: 33 common x 132 segment

Microprocessor Interface

- Bidirectional 8-bit parallel interface supports: 8080-series and 6800-series MPU
- > Serial interface (SPI-4) is also supported (write only)

Abundant Functions

Display ON/OFF, Normal/Reverse Display Mode, Set Display Start Line, Read IC Status, Set all Display Points ON, Set LCD Bias, Electronic Volume Control, Read-modify-Write, Select Segment Driver Direction, Power Saving Mode, Select Common Driver Direction, Select Voltage Regulator Resistor Ratio (for V0).

External Hardware Reset Pin (RSTB)

Built-in Oscillation Circuit

- > No external component required
- > The external clock is also supported.

Low Power Consumption Analog Circuit

- Built-in Voltage Booster (x2~x6)
- ➤ High-accuracy Voltage Regulator for LCD Vop: (Thermal Gradient: -0.05%/°C)
- Voltage Follower for LCD Bias Voltage

Wide Operation Voltage Range

- ➤ VDD1-VSS=2.4V~3.3V
- ➤ VDD2-VSS=2.4V~3.3V

Recommend panel size is smaller than 1.8" (A.A.).

Temperature Range: -25~80°C

Package Type: COG


ST7565R

6800, 8080, 4-Line



Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

ST7565R COG OUTLINE



Unit: um

Fig 1. Chip Outline

PAD CENTER COORDINATES




Fig 2. PAD Location

65 Duty

ช่ว Duty	1		
PAD NO.	PIN Name	X	Y
1	TEST[6]	2575	392
2	FR	2515	392
3	CL	2455	392
4	DOFB	2395	392
5	VSS	2335	392
6	CS1B	2275	392
7	CS2	2215	392
8	VDD	2155	392
9	RST	2095	392
10	A0	2035	392
11	VSS	1975	392
12	/WR(R/W)	1915	392
13	/RD(E)	1855	392
14	VDD	1795	392
15	D0	1735	392
16	D1	1675	392
17	D2	1615	392
18	D3	1555	392
19	D4	1495	392
20	D5	1435	392
21	D6	1375	392
22	D7	1315	392
23	VDD	1255	392
24	VDD2	1195	392
25	VDD2	1135	392
26	VSS	1075	392
27	VSS	1015	392
28	VSS	955	392
29	VSS	895	392
30	VOUT	821	392
31	VOUT	761	392
32	CAP5P	701	392
33	CAP5P	641	392
34	CAP1N	581	392
35	CAP1N	521	392
36	CAP3P	461	392
37	CAP3P	401	392
38	CAP1N	341	392
39	CAP1N	281	392
40	CAP1P	221	392

PAD NO.	PIN Name	Х	Υ
41	CAP1P	161	392
42	CAP2P	101	392
43	CAP2P	41	392
44	CAP2N	-19	392
45	CAP2N	-79	392
46	CAP4P	-139	392
47	CAP4P	-199	392
48	VSS	-273	392
49	VSS	-333	392
50	VRS	-408	392
51	VRS	-468	392
52	VDD2	-542	392
53	VDD	-602	392
54	V4	-676	392
55	V4	-736	392
56	V3	-796	392
57	V3	-856	392
58	V2	-916	392
59	V2	-976	392
60	V1	-1036	392
61	V1	-1096	392
62	V0	-1156	392
63	V0	-1216	392
64	VR	-1276	392
65	VR	-1336	392
66	VDD	-1410	392
67	VDD2	-1470	392
68	TEST[0]	-1537	392
69	TEST[1]	-1611	392
70	TEST[2]	-1685	392
71	TEST[3]	-1759	392
72	TEST[4]	-1833	392
73	TEST[5]	-1907	392
74	VDD	-1974	392
75	TEST[7]	-2034	392
76	CLS	-2094	392
77	C86	-2154	392
78	PSB	-2214	392
79	HPMB	-2274	392
80	IRS	-2334	392

PAD NO.	PIN Name	Х	Υ
81	SEL1	-2394	392
82	SEL2	-2454	392
83	SEL3	-2514	392
84	VSS	-2574	392
85	COM[31]	-2810	373
86	COM[30]	-2810	339
87	COM[29]	-2810	305
88	COM[28]	-2810	271
89	COM[27]	-2810	237
90	COM[26]	-2810	203
91	COM[25]	-2810	169
92	COM[24]	-2810	135
93	COM[23]	-2810	101
94	COM[22]	-2810	67
95	COM[21]	-2810	33
96	COM[20]	-2810	-1
97	COM[19]	-2810	-35
98	COM[18]	-2810	-69
99	COM[17]	-2810	-103
100	COM[16]	-2810	-137
101	COM[15]	-2810	-171
102	COM[14]	-2810	-205
103	COM[13]	-2810	-239
104	COM[12]	-2810	-273
105	COM[11]	-2810	-307
106	COM[10]	-2810	-341
107	COM[9]	-2810	-375
108	COM[8]	-2573	-360
109	COM[7]	-2539	-360
110	COM[6]	-2505	-360
111	COM[5]	-2471	-360
112	COM[4]	-2437	-360
113	COM[3]	-2403	-360
114	COM[2]	-2369	-360
115	COM[1]	-2335	-360
116	COM[0]	-2301	-360
117	COMS2	-2267	-360
118	SEG[0]	-2227	-360
119	SEG[1]	-2193	-360
120	SEG[2]	-2159	-360

PAD NO.	PIN Name	X	Υ
121	SEG[3]	-2125	-360
122	SEG[4]	-2091	-360
123	SEG[5]	-2057	-360
124	SEG[6]	-2023	-360
125	SEG[7]	-1989	-360
126	SEG[8]	-1955	-360
127	SEG[9]	-1921	-360
128	SEG[10]	-1887	-360
129	SEG[11]	-1853	-360
130	SEG[12]	-1819	-360
131	SEG[13]	-1785	-360
132	SEG[14]	-1751	-360
133	SEG[15]	-1717	-360
134	SEG[16]	-1683	-360
135	SEG[17]	-1649	-360
136	SEG[18]	-1615	-360
137	SEG[19]	-1581	-360
138	SEG[20]	-1547	-360
139	SEG[21]	-1513	-360
140	SEG[22]	-1479	-360
141	SEG[23]	-1445	-360
142	SEG[24]	-1411	-360
143	SEG[25]	-1377	-360
144	SEG[26]	-1343	-360
145	SEG[27]	-1309	-360
146	SEG[28]	-1275	-360
147	SEG[29]	-1241	-360
148	SEG[30]	-1207	-360
149	SEG[31]	-1173	-360
150	SEG[32]	-1139	-360
151	SEG[33]	-1105	-360
152	SEG[34]	-1071	-360
153	SEG[35]	-1037	-360
154	SEG[36]	-1003	-360
155	SEG[37]	-969	-360
156	SEG[38]	-935	-360
157	SEG[39]	-901	-360
158	SEG[40]	-867	-360
159	SEG[41]	-833	-360
160	SEG[42]	-799	-360

PAD NO.	PIN Name	Х	Υ
161	SEG[43]	-765	-360
162	SEG[44]	-731	-360
163	SEG[45]	-697	-360
164	SEG[46]	-663	-360
165	SEG[47]	-629	-360
166	SEG[48]	-595	-360
167	SEG[49]	-561	-360
168	SEG[50]	-527	-360
169	SEG[51]	-493	-360
170	SEG[52]	-459	-360
171	SEG[53]	-425	-360
172	SEG[54]	-391	-360
173	SEG[55]	-357	-360
174	SEG[56]	-323	-360
175	SEG[57]	-289	-360
176	SEG[58]	-255	-360
177	SEG[59]	-221	-360
178	SEG[60]	-187	-360
179	SEG[61]	-153	-360
180	SEG[62]	-119	-360
181	SEG[63]	-85	-360
182	SEG[64]	-51	-360
183	SEG[65]	-17	-360
184	SEG[66]	17	-360
185	SEG[67]	51	-360
186	SEG[68]	85	-360
187	SEG[69]	119	-360
188	SEG[70]	153	-360
189	SEG[71]	187	-360
190	SEG[72]	221	-360
191	SEG[73]	255	-360
192	SEG[74]	289	-360
193	SEG[75]	323	-360
194	SEG[76]	357	-360
195	SEG[77]	391	-360
196	SEG[78]	425	-360
197	SEG[79]	459	-360
198	SEG[80]	493	-360
199	SEG[81]	527	-360
200	SEG[82]	561	-360

PAD NO.	PIN Name	Х	Υ
201	SEG[83]	595	-360
202	SEG[84]	629	-360
203	SEG[85]	663	-360
204	SEG[86]	697	-360
205	SEG[87]	731	-360
206	SEG[88]	765	-360
207	SEG[89]	799	-360
208	SEG[90]	833	-360
209	SEG[91]	867	-360
210	SEG[92]	901	-360
211	SEG[93]	935	-360
212	SEG[94]	969	-360
213	SEG[95]	1003	-360
214	SEG[96]	1037	-360
215	SEG[97]	1071	-360
216	SEG[98]	1105	-360
217	SEG[99]	1139	-360
218	SEG[100]	1173	-360
219	SEG[101]	1207	-360
220	SEG[102]	1241	-360
221	SEG[103]	1275	-360
222	SEG[104]	1309	-360
223	SEG[105]	1343	-360
224	SEG[106]	1377	-360
225	SEG[107]	1411	-360
226	SEG[108]	1445	-360
227	SEG[109]	1479	-360
228	SEG[110]	1513	-360
229	SEG[111]	1547	-360
230	SEG[112]	1581	-360
231	SEG[113]	1615	-360
232	SEG[114]	1649	-360
233	SEG[115]	1683	-360
234	SEG[116]	1717	-360
235	SEG[117]	1751	-360
236	SEG[118]	1785	-360
237	SEG[119]	1819	-360
238	SEG[120]	1853	-360
239	SEG[121]	1887	-360
240	SEG[122]	1921	-360


DAD NO	DIN Name	V	V
PAD NO.	PIN Name	X 4055	Υ
241	SEG[123]	1955	-360
242	SEG[124]	1989	-360
	SEG[125]	2023	-360
244	SEG[126]	2057	-360
245	SEG[127]	2091	-360
246	SEG[128]	2125	-360
247	SEG[129]	2159	-360
248 249	SEG[130]	2193 2227	-360
250	SEG[131]	2267	-360
	COM[32]		-360
251 252	COM[33]	2301	-360
252	COM[34] COM[35]	2335 2369	-360
253		2403	-360 -360
	COM[36]		-360
255 256	COM[37] COM[38]	2437 2471	-360
257	COM[38]	2505	-360
258 259	COM[40]	2539 2573	-360
260	COM[41] COM[42]	2810	-360 -375
261	COM[42]	2810	-341
262	COM[43]	2810	-307
263	COM[44]	2810	-273
264	COM[45]	2810	-239
265	COM[47]	2810	-205
266	COM[47]	2810	-171
267	COM[49]	2810	-137
268	COM[50]	2810	-103
269	COM[51]	2810	-69
270	COM[52]	2810	-35
271	COM[53]	2810	-1
272	COM[54]	2810	33
273	COM[55]	2810	67
274	COM[56]	2810	101
275	COM[57]	2810	135
276	COM[58]	2810	169
277	COM[59]	2810	203
278	COM[60]	2810	237
279	COM[61]	2810	271
280	COM[62]	2810	305
L		l	

PAD NO.	PIN Name	х	Υ	
281	COM[63]	2810	339	
282	COMS1	2810	373	

Note:

- 1. Unit: um
- This is the default PAD Center Coordinate Table with 1/65 Duty. Other duty output mapping can be found in Section FUNCTION DESCRIPTION and Fig 9.
- 3. Tolerance: +/- 0.05 um.
- 4. The definition of pin name is in full duty (1/65 Duty).
- 5. The definition of output pin name in different duty (1/55 Duty, 1/53 Duty, 1/49 Duty and 1/33 Duty) please refers Fig 9.

BLOCK DIAGRAM



PIN DESCRIPTION

LCD Driver Output Pins

Pin Name	Туре		Description														
		LCD segment dri															
		The display data	and the frar	me control the outpu	t voltage.												
		Display data	Frame	Segment Drive	r Output Voltage												
		Display data	Traine	Normal Display	Inverse Display												
SEG0 to SEG131	0	н	+	V0	V2	132											
			-	VSS	V3												
			+	V2	V0												
			-	V3	VSS												
		Display OFF, Power Save		VSS	VSS												
		LCD common dri															
		The internal scan															
		Scan signal	-	Common Driver Output Voltage													
			Frame	Normal Display	Inverse Display												
COM0 to COM63	0	о	+	VSS		64											
		İ					Н	-	\	/0							
														+	V1		
			-	\	/4												
		Display OFF, Power Save VSS															
		LCD common dri															
COMS1, COMS2	0	The output signal	2														
(COMS)		When icon feature is not used, these pins should be left open.															

Microprocessor Interface Pins

Pin Name	Туре				Description	No. of Pins	
RSTB	I		are reset inpu e internal regis	•	nen RSTB is "L", internal initialization is executed be initialized.	1	
CS1B CB2	I	"H". W	hip select input pin. Interface access is enabled when CS1B is "L" and CB2 is H". When chip is non-active (CS1B="H" or CS2="L"), D[7:0] pins are high npedance.				
A0	I	A0="H'	determines whether the access is related to data or command. 0="H": Indicates that signals on D[7:0] are display data. 0="L": Indicates that signals on D[7:0] are command.				
		Read/Write execution control pin. When PSB is "H", C86 MPU Type RWR Description					
RWR	ı	Н	6800 series	R/W	Read/Write control input pin. R/W="H": read. R/W="L": write.	1	
		L 8080 series		/WR	Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal.		
		RWR is	s not used in s	serial inte	rface and should be fixed to "H" by VDD.		

Pin Name	Туре		Description				
		Read/V	Read/Write execution control pin. When PSB is "H",				
		C86	MPU Type	ERD	Description		
					Read/Write control input pin.		
			6800		R/W="H": When E is "H", D[7:0] are in output		
ERD		Н	series	Е	mode.		
END	ı		Selles		R/W="L": Signals on D[7:0] are latched at the	•	
					falling edge of E signal.		
	L		8080	/RD	Read enable input pin.		
			series		When /RD is "L", D[7:0] are in output mode.		
		ERD is	ERD is not used in serial interface and should be fixed to "H" by VDD.				
		When using 8-bit parallel interface: (6800 or 8080 mode)					
	1/0	8-bit bi-directional data bus. Connect to the data bus of 8-bit microprocessor.					
	I/O	When CS1B and CS2 are non-active (CS1B="H" & CS2="L"), D[7:0] pins are					
		high im	high impedance.				
D[7:0]		When using serial interface: 4-LINE					
D[7.0]		D7=SDA: Serial data input.					
		D6=SC	D6=SCL: Serial clock input.				
	ı	D[5:0] are not used and should be connected to "H" by VDD.					
		When CS1B and CS2 are non-active (CS1B="H" & CS2="L"), D[7:0] pins are					
		high impedance.					

Note:

1. After VDD is turned ON, any MPU interface pins cannot be left floating.

Configuration Pins

Pin Name	Туре		Description							
PSB	ı	PSB select	s the interfa			1				
		C86 select	C86 selects the microprocessor type in parallel interface mode.							
		PSB	C86		Selected In	terface				
		"H"	"H"	Paralle	el 6800 Series M	PU Interface				
C86	1	"H"	"L"	Paralle	el 8080 Series M	PU Interface		1		
		"L"	"X"	Serial	4-Line SPI Interf	ace				
		Please refer to "APPLICATION NOTES" and "Microprocessor Inter								
		(Section 6)	(Section 6) for detailed connection of the selected interface.							
		These pins select the display duty and bias of ST7565R.								
		SEL3	SEL2	SEL1	Duty	Bias				
		"L"	"L"	"L"	1/65	1/9 or 1/7				
		"L"	"L"	"H"	1/49	1/8 or 1/6				
SEL[3:1]		"L"	"H"	"L"	1/33	1/6 or 1/5		2		
355[3.1]	'	"L"	"H"	"H"	1/55	1/8 or 1/6		3		
		"H"	"L"	"L"	1/53	1/8 or 1/6				
		"H"	-	0	Reserved	Reserved				
		Note:								
		1. The	detailed def	inition of o	utput pin name c	an be found in Fig	9.			

Pin Name	Туре	Description	No. of Pins
		This pin selects built-in OSC circuit is enable or disable.	
CLS	ı	CLS="H": built-in OSC circuit is enabled.	1
		CLS="L": built-in OSC circuit is disabled.	
		This pin selects built-in resistor for V0 adjustment is enable or disable.	
IRS	ı	IRS=H": built-in resistor is enabled.	1
		IRS="L": built-in resistor is disabled.	
		This pin is used to select power supply mode.	
HPMB	ı	HPMB="H": normal mode.	1
		HPMB="L": high power mode (suggested).	

Power System Pins

Pin Name	Туре	Description	No. of Pins
VDD	Power	Digital power. If VDD=VDD2, connect to VDD2 externally.	13
VDD2	Power	Analog power. If VDD=VDD2, connect to VDD externally.	10
VSS	Power	Ground of chip.	2
VRS	Power	This pin is output internal VREG power for built-in LCD power circuit.	2
VOUT	Power	DC-DC voltage converter for LCD driver circuit. Connect a capacitor between VOUT and VSS.	2
CAP1P			2
CAP1N			2
CAP2P		DC-DC voltage converter for LCD driver circuit. If using built-in voltage booster	2
CAP2N	Power	circuit, the application circuit please refers to section of Liquid Crystal Driver	2
CAP3P		Power Circuit.	2
CAP4P			2
CAP5P			2
V0			2
V1		The power supply pins for LCD.	2
V2	Power	Insure the voltage levels of VOUT, V0, V1, V2, V3 and V4 always match below	2
V3		relation: VOUT > V0 > V1 > V2 > V3 > V4 > VSS	2
V4			2
VR	Power	If using external resistance for V0 voltage regulator, this pin is provided to	2
VK	rower	connect external resistor for voltage divide.	2

Test Pins

Pin Name	Туре	Description	No. of Pins
		Do NOT use. Reserved for testing.	
TEST[7:0]	Т	TEST[6:0] must be floating.	8
		TEST7 must be connected to VDD.	
		This pin is clock input terminal.	
CL	Т	If CLS="H", CL is output pin.	1
		If CLS="L", CL is input pin.	
DOFB	Т	Do NOT use. Reserved for testing.	1
FR	Т	Do NOT use. Reserved for testing.	1

Recommend ITO Resistance

Pin Name	ITO Resistance
TEST[7:0], VRS	Floating
CL, FR, DOFB, C86, PSB, HPMB, SEL[3:1], CLS, IRS	No Limitation
VDD, VDD2, VSS, VOUT, VR	< 100Ω
V0, V1, V2, V3, V4, CAP1P, CAP1N, CAP2P, CAP2N, CAP3P, CAP4P, CAP5P	< 300Ω
CS1B, CS2, ERD, RWR, A0, D[7:0]	< 1ΚΩ
RSTB	< 10ΚΩ

Note:

- 1. To prevent the ESD pulse resetting the internal register, applications should increase the resistance of RSTB signal (add a series resistor or increase ITO resistance). The value is different from modules.
- 2. The option setting to be "H" should connect to VDD.
- 3. The option setting to be "L" should connect to VSS.

FUNCTION DESCRIPTION

Microprocessor Interface

Chip Select Input

CS1B and CS2 pins are used for chip selection. When CS1B="L" and CS2="H", the microprocessor interface is enabled and ST7565R can connect with an MPU. When CS1B="H" or CS2="L", the inputs of A0, ERD and RWR with any combination will be ignored and D[7:0] are high impedance. In 4-Line serial interface, the internal shift register and serial counter are reset when CS1B="H" or CS2="L".

MCU Interface Selection

The interface selection is controlled by C86 and PSB pins. The selection for parallel or serial interface is shown in Table 1.

Table 1. Parallel/Serial Interface Mode

PS	В	C86	CS1B	CS2	A0	ERD	RWR	D[7:0]	MPU Interface
"H	"	"H"				Е	R/W	D[7:0]	6800-series parallel interface
"H	"	"L"	CS1B	CS2	A0	/RD	/WR	D[7:0]	8080-series parallel interface
"L'	"	"X"				-	-	Refer to serial interface.	4-Line SPI interface

^{*} The un-used pins are marked as "-" and should be fixed to "H" by VDD.

Parallel Interface

When PSB= "H", the 8-bit bi-directional parallel interface is enabled and the type of MPU is selected by "C86" pin as shown in Table 2. The data transfer type is determined by signals on A0, ERD and RWR as shown in Table 3.

Table 2. Microprocessor Selection for Parallel Interface

PSB	C86	CS1B	CS2	Α0	ERD	RWR	D[7:0]	MPU Interface
"11"	"H"	CS1B	CS2	۸٥	Е	R/W	D[7:0]	6800-series parallel interface
П	"L"	COID	US2	A0	/RD	/WR	D[7:0]	8080-series parallel interface

Table 3. Parallel Data Transfer Type

Co	mmon P	ins	6800-	Series	8080-	Series	Description	
CS1B	CS2	A0	E (ERD)	R/W (RWR)	/RD (ERD)	/WR (RWR)	Description	
		"H"	"H"	"H"	"L"	"H"	Display data read out	
"]"	"H"	"H"	"H"	"L"	"H"	"L"	Display data write	
	П	"L"	"H"	"H"	"L"	"H"	Internal status read	
		"L"	"H"	"L"	"H"	"L"	Writes to internal register (instruction)	

Setting Serial Interface

Serial Mode	PSB	C86	CS1B	CS2	A0	ERD	RWR	D7	D6	D[5:0]
4-Line SPI interface	"L"	X	CS1B	CS2	A0	-	-	SDA	SCLK	-

^{*} The un-used pins are marked as "-" and should be fixed to "H" by VDD.

Note:

- 1. The option setting to be "H" should connect to VDD.
- The option setting to be "L" should connect to VSS.

^{*} C86 is marked as "X" and can be fixed to "H" or "L".

4-line SPI interface (PSB="L", C86="H" or "L")

When ST7565R is active (CS1B="L" and CS2="H"), serial data (SDA) and serial clock (SCLK) inputs are enabled. When ST7565R is not active (CS1B="H" or CS2="L"), the internal 8-bit shift register and 3-bit counter are reset. Serial data on SDA is latched at the rising edge of serial clock on SCLK. After the 8th serial clock, the serial data will be processed to be 8-bit parallel data. The address selection pin (A0), which is latched at the 8th clock, indicates the 8-bit parallel data is display data or instruction. The 8-bit parallel data will be display data when A0 is "H" and will be instruction when A0 is "L". The read feature is not available in this mode. The DDRAM column address pointer will be increased by one automatically after each byte of DDRAM access. Please note that the SCLK signal quality is very important and external noise maybe causes unexpected data/instruction latch.





Fig 4. 4-Line SPI Access


Note:

Some MPU will set the interface to be Hi-Z (high impedance) mode when power saving mode or after hardware reset.
 This is not allowed when the VDD of ST7565R is turned ON. Because the floating input (especially for those control pins such as CS1B, CS2, RSTB, RWR or ERD...) maybe cause abnormal latch and cause abnormal display.

Data Transfer


ST7565R uses bus latch and internal data bus for interface data transfer. When writing data from MPU to the DDRAM, data is automatically transferred from the bus latch to the DDRAM as shown in Fig 5. When reading data from the on-chip DDRAM to MPU, the first read cycle reads the content in bus latch (dummy read) and the data that MPU should read will be output at the next read cycle as shown in Fig 6. That means: after setting the target address, a dummy read cycle is required before the following read-operation. Therefore, the data of the specified address cannot be read at the first read of display data right after setting the address, but it can be read at the second read of display data.






Display Data RAM (DDRAM)

ST7565R is built-in a RAM with 65X132 bit capacity which stores the display data. The display data RAM (DDRAM) store the dot data of the LCD. It is an addressable array with 132 columns by 65 rows (8-page with 8-bit and 1-page with 1-bit). The X-address is directly related to the column output number. Each pixel can be selected when the page and column addresses are specified (please refer to Fig 7 for detailed illustration). The rows are divided into: 8 pages (Page-0 ~ Page-7) each with 8 lines (for COM0~63) and Page-8 with only 1 line (COMS, for icon). The display data (D7~D0) corresponds to the LCD common-line direction and D0 is on top. All pages can be accessed through D[7:0] directly except icon page. Icon RAM uses only 1-bit of data bus (D0). Refer to Fig 8 for detailed illustration. The microprocessor can write to and read from (only Parallel interfaces) DDRAM by the I/O buffer. Since the LCD controller operates independently, data can be written into DDRAM at the same time as data is being displayed without causing the LCD flicker or data-conflict.





Addressing

Data is downloaded into the Display Data RAM matrix in ST7565R as byte-format. The Display Data RAM has a matrix of 65 by 132 bits. The address ranges are: X=0~131 (column address), Y=0~8 (page address). Addresses outside these ranges are not allowed.

Page Address Circuit

This circuit provides the page address of DDRAM. It incorporates 4-bit Page Address Register which can be modified by the "Page Address Set" instruction only. The Page Address must be set before accessing DDRAM content. Page Address "8" is a special RAM area for the icons with only one valid bit: D0.

Column Address Circuit

The column address of DDRAM is specified by the Column Address Set command. Column Address Circuit has 8-bit preset counter that provides Column Address to the Display Data RAM (DDRAM). This allows MPU accessing DDRAM content continuously. The column address is automatically incremented from the start up to the end column. During auto-increment, the column address returns to the start address as the end column (counter value) is reached.

Furthermore, Register MX and MY makes it possible to invert the relationship between the DDRAM and the outputs (COM/SEG). It is necessary to rewrite the display data into DDRAM after changing MX set ting.




Fig 9. DDRAM and Output Map (COM/SEG)

Line Address Circuit

The Line Address Circuit incorporates a counter and a Line Address register which is changed only by the "Display Start Line Set" instruction. This circuit assigns DDRAM a Line Address corresponding to the first display line (COM0). Therefore, by setting Line Address repeatedly, ST7565R can realize the screen scrolling without changing the contents of DDRAM as shown in Fig 10. The last common is always the COMS (common output for the icons). That means the icons will never scroll with the general display data.




Fig 10. Start Line Function

Display Data Latch Circuit

The display data latch circuit latches temporarily display data of each segment output which will be output at the next clock. The special functions such as reverse display, display OFF and display all points ON only change the data in the latch and the content in the Display Data RAM is not changed.

Oscillation Circuit

The built-in oscillation circuit generates the system clock for the liquid crystal driving circuit. The oscillation circuit is enabled after initializing ST7565R. The clock will not be output to reduce the power consumption.

Liquid Crystal Driver Power Circuit


The built-in power circuits generate the voltage levels which are necessary to drive the liquid crystal. The built-in power system has voltage booster, voltage regulator and voltage follower circuits. The functionality of voltage booster, voltage regulator and voltage follower circuits can be turned ON and OFF individually. ST7565R is possible to use built-in power circuit and external power supply through the command "Power Control Set". The relationship of command setting and power using is shown below. Before power ST7565R OFF, a Power OFF procedure is needed (please refer to the OPERATION FLOW section).

Powe	Power Control Set Built-in Circuit							Power	Supply		
VB	VR	VF	Booster	Regulator	Follower	VOUT	V0	V1	V2	V3	V4
1	1	1	ON	ON	ON	Internal	Internal	Internal	Internal	Internal	Internal
0	1	1	OFF	ON	ON	External	Internal	Internal	Internal	Internal	Internal
0	0	1	OFF	OFF	ON	External	External	Internal	Internal	Internal	Internal
0	0	0	OFF	OFF	OFF	External	External	External	External	External	External

Table 4. Power Control

Booster Circuit

Base on VDD2-VSS, ST7565R is able to product step-up voltages of x2, x3, x4, x5 and x6 through hardware and software setting.



Regulator Circuit

ST7565R provides two kinds power supply for LCD driving voltage V0. Built-in regulator circuit or external power supply for V0 is available for LCD driving. The built-in high accuracy regulation circuit has 8 regulation ratios and each one has 64 EV-levels for voltage adjustment. Without additional external component, the output voltage can be changed by instructions such as "Regulation Ratio" and "Set EV". The detailed setting method can be found in the INSTRUCTION DESCRIPTION section.

Built-in Resistor Is Used For Regulator Circuit

The internal regulator circuit can be controlled by built-in regulation ratio and the electronic volume setting.




Fig 12. Built-in Regulation Ratio

 V_{REG} is built-in constant voltage supply for regulator circuit. The voltage level of V_{REG} is 2.1V at temperature 25°C. α is determined by command "Set EV". Base on command "Set EV", the relationship between EV[5:0] and α is shown below.

EV5	EV4	EV3	EV2	EV1	EV0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
0	0	0	0	1	1	60
:				:	:	•
1	1	1	1	0	0	3
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

Table 5. Relationship between Electronic Volume and α

 $(1+R_b/R_a)$ is internal regulation ratio for regulator circuit. The relationship between regulation ratio and RR[2:0] is shown below.

RR2	RR1	RR0	1+R _b /R _a
0	0	0	3.0
0	0	1	3.5
0	1	0	4.0
0	1	1	4.5
1	0	0	5.0
1	0	1	5.5
1	1	0	6.0
1	1	1	6.5

Table 6. Relationship between Regulation Ratio and RR[2:0]

External Resistor Is Used For Regulator Circuit

Through hardware setting IRS="L" and external resistor, ST7565R is able to use external regulation ratio to control the voltage level of V0.




Fig 13. External Regulation Ratio

The setting condition of ST7565R for external regulation ratio is V0=8.0V, α =31 and V_{REG}=2.1V. The current consumption through R_a' and R_b' is limited to 5uA. Base on above condition, the relationship of R_a' and R_b' is R_a' + R_b' = 1.6M Ω .

$$V0 = \left(1 + \frac{R_{_{a}}{'}}{R_{_{a}}{'}}\right) \times \left(1 - \frac{\alpha}{162}\right) \times V_{_{REG}}$$

$$8V = \left(1 + \frac{R_{_{b}}{'}}{R_{_{a}}{'}}\right) \times \left(1 - \frac{31}{162}\right) \times 2.1$$

$$R_{_{a}}{'} + R_{_{b}}{'} = 1.6M\Omega$$

$$(1.3)$$

According to equation (1.2) and (1.3)

$$\frac{R_{_{b}}{'}}{R_{_{a}}{'}} = 3.71$$

 $R_a' = 340k\Omega$

 $R_{b}'=1260k\Omega$

High Power Mode

ST7565R has two kinds of power mode for driving LCD. When HPMB pin is connected to "H" by VDD, ST7565R will enter normal power mode. Normal power mode has lower power consumption for driving. If the panel loading or size is larger, normal power mode may cause display quality to reduce. For improve display quality, ST7565R provides high power mode through connect HPMB pin to "L" by VSS.


SITRONIX recommends that whether using high power mode or normal power mode is determined by actually display quality. Besides, if improvement is unsatisfactory after using high power mode, external power supply for LCD driving is necessary.

Power System Set


The following sections illustrate the connection of typical application.

Built-in Booster, Regulator and Follower Circuit are used

Built-in regulation ratio is used with x4 step-up




2. Built-in regulation ratio is not used with x4 step-up




Built-in Regulator and Follower Circuit are alone used


1. Built-in regulation ratio is used




2. Built-in regulation ratio is not used



Built-in Follower Circuit is alone used



Built-in Booster, Regulator and Follower Circuit are not used



The optimum values of C1 and C2 are determined by panel loading and actually display quality. The values of capacitor should be determined by user. User should check display quality of used pattern and power stability after capacitor value is determined. The following table is a quick reference for the initial setting.

Symbol	Туре	Reference Value
C1	Capacitor for step-up and LCD voltage stabilization	1.0uF ~ 4.7uF
C2	Capacitor for LCD voltage stabilization	0.1uF ~ 4.7uF
R1	Resistor for reserved	500KΩ~1MΩ (Default NC)

RESET CIRCUIT

Setting RSTB to "L" can initialize internal function. While RSTB is "L", no instruction except read status can be accepted. RSTB pin must connect to the reset pin of MPU and initialization by RSTB pin is essential before operating. Please note the hardware reset is not same as the software reset. When RSTB becomes "L", the hardware reset procedure will start. When RESET instruction is executed, the software reset procedure will start. The procedure is listed below:

Procedure	Hardware Reset	Software Reset
Display OFF: D=0, all SEGs/COMs output at VSS	V	X
Normal Display: INV=0, AP=0	V	X
SEG Normal Direction: MX=0	V	X
Clear Serial Counter and Shift Register (if using Serial Interface)	V	X
Bias Selection: BS=0	V	X
Booster Level BL=0	V	X
Exit Power Saving Mode	V	X
Power Control OFF: VB=0, VR=0, VF=0	V	X
Exit Read-modify-Write mode	V	V
Static Indicator OFF	V	V
Static Indicator Register SIR[1:0]=(0,0)	V	V
Start Line S[5:0]=0	V	V
Column Address X[7:0]=0	V	V
Page Address Y[3:0]=0	V	V
COM Normal Direction: MY=0	V	V
V0 Regulation Ratio RR[2:0]=(1,0,0)	V	V
EV[5:0]=(1,0,0,0,0,0)	V	V
Exit Test Mode	V	V

After power-on, RAM data are undefined and the display status is "Display OFF". It's better to initialize whole DDRAM (ex: fill all 00h or write the display pattern) before turning the Display ON. Besides, the power is not stable at the time that the power is just turned ON. A hardware reset is needed to initialize those internal registers after the power is stable.

INSTRUCTION TABLE

INOTOLIOTION	4.0	R/W			С	OMMAI	ND BYT	Έ			DECODIDETION
INSTRUCTION	A0	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
Display ON/OFF	0	0	1	0	1	0	1	1	1	D	D=1, display ON D=0, display OFF
Set Start Line	0	0	0	1	S5	S4	S3	S2	S1	S0	Set display start line
Set Page Address	0	0	1	0	1	1	Y3	Y2	Y1	Y0	Set page address
Set Column Address	0	0	0	0	0	1	X7	X6	X5	X4	Set column address (MSB)
Set Column Address	0	0	0	0	0	0	Х3	X2	X1	X0	Set column address (LSB)
Read Status	0	1	BUSY	MX	D	RST	0	0	0	0	Read IC Status
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write display data to RAM
Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read display data from RAM
SEG Direction	0	0	1	0	1	0	0	0	0	MX	Set scan direction of SEG MX=1, reverse direction MX=0, normal direction
Inverse Display	0	0	1	0	1	0	0	1	1	INV	INV =1, inverse display INV =0, normal display
All Pixel ON	0	0	1	0	1	0	0	1	0	AP	AP=1, set all pixel ON AP=0, normal display
Bias Select	0	0	1	0	1	0	0	0	1	BS	Select bias setting 0=1/9; 1=1/7 (at 1/65 duty)
Read-modify-Write	0	0	1	1	1	0	0	0	0	0	Column address increment: Read:+0 , Write:+1
END	0	0	1	1	1	0	1	1	1	0	Exit Read-modify-Write mode
RESET	0	0	1	1	1	0	0	0	1	0	Software reset
COM Direction	0	0	1	1	0	0	MY	-	-	-	Set output direction of COM MY=1, reverse direction MY=0, normal direction
Power Control	0	0	0	0	1	0	1	VB	VR	VF	Control built-in power circuit ON/OFF
Regulation Ratio	0	0	0	0	1	0	0	RR2	RR1	RR0	Select regulation resistor ratio
Set EV	0	0	1	0	0	0	0	0	0	1	Double command!! Set
Set EV	0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0	electronic volume (EV) level
Power Save Mode Set	0	0	1	0	1	0	1	1	0	MD	MD=0, sleep mode
Tower Save Mode Set	0	0	0	0	0	0	0	0	0	0	MD=1, normal
Power Save	0	0			Cor	npound	Comm	and			Display OFF + All Pixel ON
Cat Basster	0	0	1	1	1	1	1	0	0	0	Double command!! Set booster level:
Set Booster	0	0	0	0	0	0	0	0	BL1	BL0	BL[1:0]=(0,0), x2, x3, x4 BL[1:0]=(0,1), x5 BL[1:0]=(1,1), x6
NOP	0	0	1	1	1	0	0	0	1	1	No operation
Test	0	0	1	1	1	1	-	-	-	-	Do NOT use. Reserved for testing.

Note: Symbol "-" means this bit can be "H" or "L".

INSTRUCTION DESCRIPTION

Display ON/OFF

The D flag selects the display mode.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	1	1	D

D=1: Normal Display Mode.

D=0: Display OFF. All SEGs/COMs output with VSS.

Set Start Line

This instruction sets the line address of the Display Data RAM to determine the initial display line. The display data of the specified line address is displayed at the top row (COM0) of the LCD panel.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	S5	S4	S3	S2	S1	S0

S5	S4	S3	S2	S1	S0	Line address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
0	0	0	0	1	0	2
0	0	0	0	1	1	3
:	:	• •	:	•	• •	:
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Set Page Address

Y [3:0] defines the Y address vector address of the display RAM.

1 [0.0] 4011	noo tno i aa	01000 V0010	addicoo oi	ti io diopidy	I W WIVI.				
A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	V3	Y2	V1	ΥO

Y3	Y2	Y1	Y0	Page Address	Valid Bit
0	0	0	0	Page0	D0~ D7
0	0	0	1	Page1	D0~ D7
0	0	1	0	Page2	D0~ D7
:	:	• •	•	:	:
0	1	1	0	Page6	D0~ D7
0	1	1	1	Page7	D0~ D7
1	0	0	0	Page8 (icon page)	D0

Set Column Address

This instruction is used to define area of DDRAM where MCU can access. The column address is automatically increased by one after each byte of display data access (read/write). The X[7:0] setting that must be equal to or less than "83h". If X[7:0] setting is great than 83h, out of DDRAM range will be ignored.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	X7	X6	X5	X4

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	Х3	X2	X1	X0

X7	X6	X5	X4	Х3	X2	X1	X0	Column address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
:	:	:	:	:	:	:	:	:
1	0	0	0	0	0	0	1	129
1	0	0	0	0	0	1	0	120
1	0	0	0	0	0	1	1	131

Read Status

Read the internal status of ST7565R. The read function is not available in serial interface mode.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	BUSY	MX	D	RST	0	0	0	0

Flag	Description
BUSY	BUSY=0: Command or reset procedure is executed
БОЗТ	BUSY=1: Command can be accepted
NAV	MX=0: Normal direction (SEG0->SEG131)
MX	MX=1: Reverse direction (SEG131->SEG0)
	D=0: Display ON
D	D=1: Display OFF
ВОТ	RST=1: During reset (hardware or software reset)
RST	RST=0: Normal operation

Write Data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	
1	0		Write Data							

Read Data

8-bit data of Display Data from the RAM location specified by the column address and page address can be read to the microprocessor. The read function is not available in serial interface mode.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
1	1	Read Data							

SEG Direction

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	0	MX

Flag	Description
NAV/	MX=0: Normal direction (SEG0->SEG131)
MX	MX=1: Reverse direction (SEG131->SEG0)

Inverse Display

This instruction changes the selected and non-selected voltage of SEG. The display will be inversed (white -> Black, Black -> White) while the display data in the Display Data RAM is never changed.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	1	INV

Flag	Description	
INIV	INV=0: Normal display	
INV	INV =1: Inverse display	

All Pixel ON

This instruction will let all segments output the selected voltage and make all pixels turned ON.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	0	AP

Flag	Description
AP	AP =0: Normal display
AF	AP =1: All pixels ON

Bias Select

Select LCD bias ratio of the voltage required for driving the LCD.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	1	BS

Dutu	Bias						
Duty	BS=0	BS=1					
1/65	1/9	1/7					
1/49	1/8	1/6					
1/33	1/6	1/5					
1/55	1/8	1/6					
1/53	1/8	1/6					

Reference LCD Bias Voltage (1/65 Duty with 1/9 Bias)


Symbol	Bias Voltage				
V0	V0				
V1	8/9 x V0				
V2	7/9 x V0				
V3	2/9 x V0				
V4	1/9 x V0				
VSS	VSS				

Read-modify-Write

This command is used paired with the "END" instruction. Once this command has been input, the display data read operation will not change the column address, but only the display data write operation will increase the column address (X[7:0]+1). This mode is maintained until the END command is input. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as a blanking cursor.

	A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	0	1	1	1	0	0	0	0	0


^{*} In Read-modify-Write mode, other instructions aside from display data read/write commands can also be used.



END

When the END command is input, the Read-modify-Write mode is released and the column address returns to the address it was when the Read-modify-Write instruction was entered.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	1	1	1	0



RESET

This instruction resets Start Line (S[5:0]), Column Address (X[7:0]), Page Address (Y[3:0]) and COM Direction (MY) to their default setting. Please note this instruction is not complete same as hardware reset (RSTB=L) and cannot initialize the built-in power circuit which is initialized by the RSTB pin. The detailed information is in "Section RESET CIRCUIT".

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	0	0	1	0

COM Direction

This instruction controls the common output status which changes the vertical display direction. The detailed information can be found in Fig 9.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	MY	_	_	_

Flag	Description
NAX/	MY=0: Normal direction (COM0->COM63)
MY	MY=1: Reverse direction (COM63->COM0)

Power Control

This instruction controls the built-in power circuits. Typically, these 3 flags are turned ON at the same time.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	1	VB	VR	VF

Flag	Description
VB	VB=0: Built-in Booster OFF
VD	VB=1: Built-in Booster ON
VD	VR=0: Built-in Regulator OFF
VR	VR=1: Built-in Regulator ON
\/_	VF=0: Built-in Follower OFF
VF	VF=1: Built-in Follower ON

Regulation Ratio

This instruction controls the regulation ratio of the built-in regulator.

Ī	A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	1	0	0	RR2	RR1	RR0

RR2	RR1	RR0	Regulation Ratio (RR)
0	0	0	3.0
0	0	1	3.5
0	1	0	4.0
0	1	1	4.5
1	0	0	5.0
1	0	1	5.5
1	1	0	6.0
1	1	1	6.5


The operation voltage (V0) calculation formula is shown below: (RR comes from Regulation Ratio, EV comes from EV[5:0]) V0 = RR X [1 - (63 - EV) / 162] X 2.1, or V0 = RR X [(99 + EV) / 162] X 2.1

SYMBOL	REGISTER	VALUE
RR	RR[2:0]	3.0, 3.5, 4.0, 4.5, 5.0, 5.5, 6.0 and 6.5
EV	EV[5:0]	0~63


Set EV

This is double byte instruction. The first byte set ST7565R into EV adjust mode and the following instruction will change the EV setting. That means these 2 bytes must be used together. They control the electronic volume to adjust a suitable V0 voltage for the LCD.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	0	0	0	0	1
0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0



The maximum voltage that can be generated is dependent on the VDD2 voltage and the loading of LCD module. There are 8 V0 voltage curve can be selected. It is recommended the EV should be close to the center (1FH) for easy contrast adjustment. Please refer to the "Selection of Application Voltage" section for detailed information.



Power Save Mode Set

This is double byte instruction to set power save mode. This instruction used to set mode of power save only. ST7565R can not enter sleep mode after this instruction is executed.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	1	0	MD
0	0	0	0	0	0	0	0	0	0

Flag	Description	
MD	MD=0: Sleep Mode	
MD	MD=1: Normal Mode	

Power Save (Compound Instruction)

This is compound instruction. The 1st instruction is Display OFF (D=0) and the 2nd instruction is All Pixel ON (AP=1). The Power Save mode starts the following procedure: (the display data and register settings are still kept except D-Flag and AP-Flag)

- 1. Stops internal oscillation circuit;
- 2. Stops the built-in power circuits;
- 3. Stops the LCD driving circuits and keeps the common and segment outputs at VSS.




Fig 21 Power Save Mode Set Procedure




Fig 21 Power Save Procedure


After exiting Power Save, the settings will return to be as they were before.

Set Booster

This is double byte instruction. The first byte set ST7565R into booster configuration mode and the following instruction will change the booster setting. That means these 2 bytes must be used together. They control the built-in booster circuit to provide the power source of the built-in regulator. Hardware connection should be changed according to booster level setting. If the hardware connection and software setting is not corresponding, ST7565R will cause extra power consumption. ST7565R will not damage through the extra power consumption.

Α0 R/W(RWR) D7 D6 D5 D4 D3 D2 D1 D0 0 0 1 1 1 1 1 0 0 0 BL0 0 0 0 0 0 0 0 0 BL1

BL1	BL0	Boost Level
0	0	X2, x3, x4
0	1	x5
1	1	x6



NOP

"No Operation" instruction. ST7565R will do nothing when receiving this instruction.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	0	0	1	1

Test

The test mode is reserved for IC testing. Please don't use this instruction. If the test mode is enabled accidentally, it can be cleared by: issuing an "L" pulse on RSTB pin, issuing RESET instruction or issuing NOP instruction.


Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	1	-	-	-	•

Note: "-" means "1" or "0".

OPERATION FLOW

This section introduces some reference operation flows.

Power ON



Note: The detailed description can be found in the respective sections listed below.


- 1. Please refer to the timing specification of t_{RW} and t_R.
- 2. Refer to Section RESET CIRCUIT.
- 3. The 5ms requirement depends on the characteristics of LCD panel and the external component of the power circuit. It is recommended to check with the real products with external component.
- 4. The detailed instruction functionality is described in Section INSTRUCTION DESCRIPTION;
- 5. Power stable is defined as the time that the later power (VDDI or VDDA) reaches 90% of its rated voltage.

Timing Requirement:

Item	Symbol	Requirement	Note
VDDA power delay	ton-v2	0 ≤ t _{ON-V2}	Applying VDDI and VDDA in any order will not damage IC.
			If RSTB is Low, High or unstable during power ON, a
			successful hardware reset by RSTB is required after VDDI is
		stable.	
RSTB input time	ton-RST	No Limitation	RSTB=L can be input at any time after power is stable.
			 t_{RW} & t_R should match the timing specification of RSTB.
			To prevent abnormal display, the recommended timing is:
			$0 \le t_{ON-RST} \le 30 \text{ ms.}$

The requirement listed here is to prevent abnormal display on LCD module.

Display Data




Notes: Reference items

- 1. The detailed instruction functionality is described in Section INSTRUCTION DESCRIPTION;
- 2. It is recommended to write display data (initialize DDRAM) before Display ON.

Refresh

It is recommended to use the refresh sequence regularly in a specified interval.




Power-Save Flow and Sequence

Power Save Mode Set Preceding Command Set Following Command Set Set Complete? Yes Done


POWER SAVE MODE SET PROCEDURE

POWER SAVE PROCEDURE




Power OFF Flow and Sequence

In power save mode, LCD outputs are fixed to VSS and all analog outputs are discharged. The power can be turned OFF after ST7565R is in the power save mode. The power save mode can be triggered by the following two methods.




After the built-in power circuits are OFF and completely discharged (the power level of built-in analog circuit is smaller than V_{TH} of LCD panel), the power (VDDI, VDDA) can be removed. V_{TH} is around 0.2V to 1.0V.

CASE 2: Use Hardware Reset Function



Instruction Flow

After the built-in power circuits are OFF and completely discharged (the power level of built-in analog circuit is smaller than V_{TH} of LCD panel), the power (VDDI, VDDA) can be removed. V_{TH} is around 0.2V to 1.0V.




Note:

- 1. t_{POFF}: Internal Power discharge time. Discharge time for built-in circuit is dependent on user's system design.
- 2. t_{V2OFF} : Period between VDDI and VDDA OFF time. => 0 ms (min).
- It is NOT recommended to turn VDDI OFF before VDDA. Without VDDI, the internal status cannot be guaranteed and internal discharge-process maybe stopped. The un-discharged power maybe flows into COM/SEG output(s) and the liquid crystal in panel maybe polarized.
- 4. IC will NOT be damaged if either VDDI or VDDA is OFF while another is ON.
- 5. The timing is dependent on panel loading and the external capacitor(s).

LIMITING VALUES

In accordance with the Absolute Maximum Rating System; please refer to notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Digital Power Supply Voltage	VDD	-0.3 ~ 3.6	V
Analog Power supply voltage	VDD2	-0.3 ~ 3.6	V
LCD Power supply voltage	VOUT, V0	-0.3 ~ 13.5	V
LCD Power supply voltage	V1, V2, V3, V4	-0.3 ~ V0	V
Operating temperature	TOPR	-25 to +80	°C
Storage temperature	TSTR	-55 to +125	°C



Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- 2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- 3. Insure the voltage levels of VOUT, V0, V1, V2, V3, V4 and VSS always match the correct relation: $VOUT \ge V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

DC CHARACTERISTICS

VSS=0V; Tamb = -30°C to +85°C; unless otherwise specified.

		0		an ditian		Rating		11!1	Applicable
Ite	em	Symbol		ondition	Min.	Тур.	Max.	Unit	Pin
Operating Vo	oltage (1)	VDD			2.4	_	3.3	V	VDD
Operating Vo	oltage (2)	VDD2			2.4	_	3.3	V	VDD2
Input High-le	Input High-level Voltage				0.8 x VDD		VDD	V	MPU
input riigii-ie	ever voltage	VIHC			0.0 X VDD		VDD	V	Interface
Input Low-le	vel Voltage	VILC			VSS		0.2 x VDD	V	MPU
Input Low ic	voi voitage	VILC			V 00				Interface
Output High	-level Voltage	Vohc	louт=1r	nA, VDD=1.8V	0.8 x VDD		VDD	V	D[7:0]
Output Low-	level Voltage	Volc	lout=-1ı	mA, VDD=1.8V	VSS	_	0.2 x VDD	V	D[7:0]
Input Leakag	ge Current	ILI			-1.0	_	1.0	μA	MPU
	9							ļ	Interface
Output Leak	age Current	ILO			-3.0		3.0	μA	MPU
	_								Interface
	ep-up Voltage	Vout				_	13.5	V	VOUT
Cicuit									
	age Regulator	Vout			6.0	_	<u> </u>	V	VOUT
Circuit									
	age Follower	V_0			4.0	_	13.5	V	V0
Circuit	<i>(</i>),		T 05°0		0.07	0.40	0.40		\/D0
Reference V	_	V _{RS}	Ta=25°C		2.07	2.10	2.13	V	VRS
1	al Driver ON	Ron	Ta=25°C	V0=13V	_	2.0	3.5	ΚΩ	COMx
Resistance	1			V0=8V	_	3.2	5.4	ΚΩ	SEGx
	Internal	fosc			17	20	24	kHz	
	Oscillator		1/65 Duty	Ta=25°C					
	External	f _{CL}	1/33 Duty		17	20	24	kHz	CL
Oscillator	Oscillator								
Frequency	Internal	fosc	1/49 Duty		25	30	35	kHz	
	Oscillator		1/53 Duty	Ta=25°C					
	External	fcL	1/55 Duty		25	30	35	kHz	CL
	Oscillator								

Current consumption: During Display, without internal power system, current consumed by whole IC (bare die).

Test Pattern	Symbol	Condition		Rating	Unit	Note	
rest rattern	Syllibol	Condition	Min.	Тур.	Max.	Ollit	Note
Diapley Pottorn: SNOW	ISS	VDD=VDD2 =3.0V,				μΑ	
Display Pattern: SNOW		V0=11.0V,	_	19	32		
(Static)		Ta=25°C					
	Display OFF ISS	VDD=VDD2 =3.0V,		16	27		
Display OFF		V0=11.0V,	_			uA	
		Ta=25°C					

Current consumption: During Display, with internal power system, current consumed by whole IC (bare die).

Test Pattern	Symbol	Condition		Rating		Unit	Note
rest Fattern	Зуньон	Condition	Min.	Тур.	Max.	Offic	Note
		VDD=VDD2 =3.0V,		100	147	uA	Normal
Display Pattern: SNOW		·			147	uA	Mode
Display Pattern. SNOW			· ·	135	205	uA	High Power
		1a=25 C		133	200		Mode
		VDD=VDD2 =3.0V,		90	130	uA	Normal
Display OFF	ISS	V0=11.0V, Booster=x4,		30	130	uA	Mode
Display OFF	100	Ta=25°C		_ 128	193	uA	High Power
		18=25 C				uA	Mode
Sleep Mode	ISS	VDD=VDD2 =3.0V, Ta=25°C	_	0.4	4	uA	

Note:


• The Current Consumption is DC characteristics

The relationship between oscillator frequency fosc, display clock frequency fcL and liquid crystal frame rate frequency fFR

	Item	fcL	f _{FR}
AICE Duty	Internal Oscillator Circuit	fOSC / 4	fOSC / 4 / 65
1/65 Duty	External Display Clock	External Display Clock (fcL)	f _{CL} / 260
1/40 Duty	Internal Oscillator Circuit	fOSC / 8	fOSC / 4 / 49
1/49 Duty	External Display Clock	External Display Clock (f _{CL})	f _{CL} / 196
1/22 Duty	Internal Oscillator Circuit	fOSC / 8	fOSC / 4 / 33
1/33 Duty	External Display Clock	External Display Clock (fcL)	f _{CL} / 264
1/FF Duty	Internal Oscillator Circuit	fOSC / 8	fOSC / 4 / 55
1/55 Duty	External Display Clock	External Display Clock (fcL)	f _{CL} / 220
1/52 Duty	Internal Oscillator Circuit	fOSC / 8	fOSC / 4 / 53
1/53 Duty	External Display Clock	External Display Clock (f _{CL})	f _{CL} / 212

TIMING CHARACTERISTICS

System Bus Timing for 6800 Series MPU



 $(VDD = 3.3V , Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	4.0	tAW6		0	_	
Address hold time	A0	tAH6		0	_	
System cycle time		tCYC6		240	_	
Enable L pulse width (WRITE)		tEWLW		80	_	
Enable H pulse width (WRITE)	E	tEWHW		80	_	
Enable L pulse width (READ)		tEWLR		80	_	ns
Enable H pulse width (READ)		tEWHR		140		
Write data setup time		tDS6		40	_	
Write data hold time	D(Z:01	tDH6		10	_	
Read data access time	D[7:0]	tACC6	CL = 100 pF	_	70	
Read data output disable time		tOH6	CL = 100 pF	5	50	


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	40	tAW6		0	_	
Address hold time	A0	tAH6		0	_	
System cycle time		tCYC6		400	_	
Enable L pulse width (WRITE)		tEWLW		220	_	
Enable H pulse width (WRITE)	E	tEWHW		180	_	
Enable L pulse width (READ)		tEWLR		220	_	ns
Enable H pulse width (READ)		tEWHR		180	_	
Write data setup time		tDS6		40	_	
Write data hold time	D[7:0]	tDH6		0	_	
Read data access time	D[7:0]	tACC6	CL = 100 pF	_	140	
Read data output disable time		tOH6	CL = 100 pF	10	100	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC6 - tEWLW - tEWHW)$ for $(tr + tf) \le (tCYC6 - tEWLR - tEWHR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tEWLW and tEWLR are specified as the overlap between CS1B being "L" (CS2="H") and E.

System Bus Timing for 8080 Series MPU



 $(VDD = 3.3V , Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	40	tAW8		0	_	
Address hold time	A0	tAH8		0	_	
System cycle time		tCYC8		240	_	
WR L pulse width (WRITE)	WR	tCCLW		80	_	
/WR H pulse width (WRITE)		tCCHW		80	_	
/RD L pulse width (READ)	DD.	tCCLR		140	_	ns
/RD H pulse width (READ)	RD	tCCHR		80		
WRITE Data setup time		tDS8		40	_	
WRITE Data hold time	D(7:01	tDH8		20	_	
READ access time	D[7:0]	tACC8	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	_	
Address hold time	AU	tAH8		0	_	
System cycle time		tCYC8		400	_	
WR L pulse width (WRITE)	WR	tCCLW		220	_	
/WR H pulse width (WRITE)	-	tCCHW		180	_	
/RD L pulse width (READ)	RD	tCCLR		220	_	ns
/RD H pulse width (READ)	KD.	tCCHR		180	_	
WRITE Data setup time		tDS8		40	_	
WRITE Data hold time	D(Z:01	tDH8		0	_	
READ access time	D[7:0]	tACC8	CL = 100 pF	_	140	
READ Output disable time		tOH8	CL = 100 pF	10	100	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC8 - tCCLW - tCCHW)$ for $(tr + tf) \le (tCYC8 - tCCLR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tCCLW and tCCLR are specified as the overlap between CS1B being "L" (CS2="H") and WR and RD being at the "L" level.

System Bus Timing for 4-Line Serial Interface



 $(VDD = 3.3V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		50	_	
SCLK "H" pulse width	SCLK	tSHW		25	_	
SCLK "L" pulse width		tSLW		25	_	
Address setup time	40	tSAS		20	_	
Address hold time	A0	tSAH		10	_	ns
Data setup time	CDA	tSDS		20	_	
Data hold time	SDA	tSDH		10	_	
CS-SCLK time	CS1B	tCSS		20	_	
CS-SCLK time	CS2	tCSH		40	_	


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		100	_	
SCLK "H" pulse width	SCLK	tSHW		50	_	
SCLK "L" pulse width		tSLW		50	_	
Address setup time	4.0	tSAS		30	_	
Address hold time	A0	tSAH		20	_	ns
Data setup time	SDA	tSDS		30	_	
Data hold time	SDA	tSDH		20	_	
CS-SCLK time	CS1B	tCSS		30	_	
CS-SCLK time	CS2	tCSH		60	_	

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

^{*2} All timing is specified using 20% and 80% of VDD as the standard.

ST7565R

Hardware Reset Timing




 $(VDD = 3.3V , Ta = 25^{\circ}C)$


Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	1.0	
Reset "L" pulse width	tRW		1.0	_	us


Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	2.0	
Reset "L" pulse width	tRW		2.0	_	us

APPLICATION NOTE

Application Circuits







ST7565R

Recommend LCD Setting

Duty	VDD/VDD2	C1	C2	Booster	BIAS	Vop	
4/05	2.0	4 0 0 0	0.4	x4	1/9	8.0V~9.5V	
1/65	3.0	1.0uF~2.2uF	0.1uF~1.0uF	x4	1/7	7.0V~8.5V	
4/55	0.0	105005 015105	0.4	x4	1/8	7.0V~8.5V	
1/55	3.0	1.0uF~2.2uF	0.1uF~1.0uF	x3	1/6	6.0V~7.5V	
4/50	4/50	3.0 1.0uF~2.2uF 0.1uF~1.0uF	0.4 5 4 0 5	x4	1/8	7.0V~8.5V	
1/53	3.0		x3	1/6	6.0V~7.5V		
4/40	1/49 3.0 1.0uF~2.2uF	0.4 5 4 0 5	x4	1/8	7.0V~8.5V		
1/49		1.0uF~2.2uF	0.1uF~1.0uF	x3	1/6	6.0V~7.5V	
1/33 3.0		1.0uF~2.2uF	0.1uF~1.0uF	х3	1/6	6.0V~7.5V	
	3.0			х3	1/5	5.0V~6.5V	

REVERSION HISTORY

Version	Date	Description		
Ver 0.1	2005/03/24	Preliminary		
Ver 0.2	2005/05/20	Bump Height		
Ver 0.3	2005/08/10	 Shipping Forms Pad Arrangement, Bump Height, Bump Pitch, Bump Height Pad Names- remove ":P", ":g", rename FUSE, VSSF as TEST Connections Between LCD Drivers Application Notes Unused Data Pin In 4-Line SPI Fixed To 'H' ITO Resister Limitation 		
Ver 0.4	2005/09/29	 Modify the Absolute Maximum Ratings. Modify the operating range of VDD, VDD2, VOUT and Vo. Modify the description of features. Modify the Operating Temperature. Modify the Ta value of DC Characteristics and Reset Timing. Remove redundant features on Page 2. 		
Ver 1.0	2005/10/20	 Remove Preliminary Modify the Pad Arrangement(COG) on Page 2. Modify the I/O PIN ITO Resister Limitation on Page 22. 		
Ver 1.1	2005/10/21	Modify the Operating Temperature		
Ver 1.2	2005/11/07	 Unused Data Pin In 4-Line C86 Fixed To 'H' Unused Data Pin In 4-Line /RD Fixed To 'H' Unused Data Pin In 4-Line /WR Fixed To 'H' 		
Ver 1.3	2005/11/25	 Modify the flow chart on Page 46, 47 and 49. 		
Ver 1.4	2006/02/13	 Modify the description of DC characteristics. Modify function description. Redraw figures. Redraw the PAD DIAGRAM. Highlight the HPM (High Power Mode) description. Put emphasis on the power OFF procedure (Page 54-55). 		
Ver 1.5	2006/03/10	Fix Ver. 1.4: Booster Circuit mistake (Booster X6, Page 32).		
Ver 1.6	2007/04/24	 Add V0 capacitor notes. Add application notes. Modify ITO resistance limitation. Modify operation voltage. 		
Ver 1.6a	2007/05/14	 Add a section for "Recommend LCD Setting". Modify the recommend setting of "Recommend LCD Setting". 		
Ver 1.7	2007/06/01	 Remove slave function. Remove static indicator function. 		
Ver 1.7a	2007/07/24	Modify version mark mistake.		
Ver 1.7b	2009/02/23	Modify mistake of Status Read.		
Ver 1.7c	2009/09/14	Modify the mistake of The Reset Circuit.		
Ver 1.8	2010/08/12	Modify the mistake of Application Circuit.		

ST7565R

Version	Date	Description		
Ver 1.9 2012/04/03	Modify SPEC Style.			
	Modify Gold Bump Height.			
Ver 1.9a	2015/10/26	Add Reserved Resistor at VOUT.		
Ver 2.0	2016/06/21	Modify the mistake of Column Address Circuit.		