

END SEMESTER ASSESSMENT (ESA) B.TECH. (CSE) III SEMESTER

UE18CS206 – DIGITAL DESIGN & COMPUTER ORGANIZATION LABORATORY

PROJECT REPORT:

DESIGN AND IMPLEMENT A 16-BIT SHIFT ADDER (SERIAL ADDER)

SUBMITTED BY

SL. NO	NAME	SRN
1.	RAZIK FATIN SHARIFF	PES2UG19CS323
2.	REKHA C	PES2UG19CS324
3.	REYYALA CHETHAN	PES2UG19CS325
4.	RIA SINGH	PES2UG19CS326

AUGUST – DECEMBER 2020 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

ELECTRONIC CITY CAMPUS,
BENGALURU – 560100, KARNATAKA, INDIA

TABLE OF CONTENTS			
Sl.No	TOPIC	PAGE No	
1.	ABSTRACT OF THE	3	
	PROJECT		
2.	CIRCUIT	4	
	DIAGRAM		
3.	MAIN VERILOG	5-6	
	CODE		
4.	TEST BENCH FILE	7	
5.	SCREENSHOTS OF	8	
	THE OUTPUT		

ABSTRACT OF THE PROJECT:


We have designed and implemented a 16-bit Shift Adder (Serial Adder), a combinational logic circuit that performs the addition of two binary numbers in serial form. Serial binary adder performs binary addition bit by bit simultaneously during each clock cycle.

The application of Full Adders, Registers, Multiplexers, and a few other basic modules have been done in the Verilog code to construct the Serial Adder. Two shift registers are used to store the binary numbers that are to be added. The circuit adds one pair at a time with the help of one full adder. The circuit adds one pair at a time with the help of one full adder. However the sum bit from the output of the full adder can be transferred into a third shift register.

The circuit diagram included gives an overall idea of the electrical circuit, parts and how it has been connected in order to derive the necessary results. Gtkwave is the waveform analyzer and is the primary tool used for the visualization and hence get the output waveform of the Serial Adder. If speed is not a major factor, then serial adders are a much more cost effective way.

CIRCUIT DIAGRAM:

16 BIT-SHIFT ADDER (SERIAL)



VERILOG CODE:

```
module invert (input wire i, output wire o);

assign o = 11;

module and2 (input wire i0, i1, output wire o);

assign o = 10 & i1;

endmodule

module or2 (input wire i0, i1, output wire o);

assign o = 10 | 11;

endmodule

module or3 (input wire i0, i1, i2, output wire o);

vire t;

or2 or2 0 (10, i1, t);

or2 or2.0 (10, i1, t);

or2 or2.1 (12, t, o);

endmodule

module xor2 (input wire i0, i1, output wire o);

assign o = 10 ^ 11;

wire t;

vire t;
```

```
module fulladder (input wire i0, i1, cin, output wire sum, cout); // 1 bit full adder wire t0, t1, t2; xor3 i0 (i0, i1, cin, sum); and2 i1 (i0, i1, cin); and2 i1 (in), i1, t2); or3 i4 (t0, t1, t2, cout); endmodule module shift_ff(input wire clk, reset, shift, prev_dff, d_in, output wire q); mux2 m(d_in, prev_dff, shift, in); // To select between shift and load operations dff; ff(ick, reset, 1b1, in, q); endmodule shift_register(input wire clk, reset, load, input wire [15:0] in, output wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire out bit, output wire [15:0] on the county wire of the county wire intermediate[14] and on each clock cycle shifts the data by one bit // load is used to identify whether data is being loaded into the register or a shift should occur // out bit is the least significant bit of the the register that is used by the full adder to perform addition wire shift; // This will be the inverse of the load input wire intermediate[14:0]; invert in [load, shift]; shift_ff dic(ix, reset, shift, intermediate[14], in[13], intermediate[13]); shift_ff dic(ix, reset, shift, intermediate[14], in[13], intermediate[13]); shift_ff dic(ix, reset, shift, intermediate[13], intermediate[13]); shift_ff dic(ix, reset, shift, intermediate[13], intermediate[10]); shift_ff dic(ix, reset, shift, intermediate[13], intermediate[13]); shift_ff dic(ix, reset, shift, intermediate[14], int
```

TEST BENCH FILE:

```
testbench.v

[timescale 1 ns / 100 ps
module th;
    reg clk, reset, load;
    reg [15:0] a, b, out;

wire [15:0] op, contents_a, contents_b;
wire carry;

shift_adder addr(clk, reset, load, a, b, contents_a, contents_b, op, carry);

initial begin sdumpfile("test.vcd"); $dumpyars(0,tb); end
initial begin reset = 1'b1; // Resetting all the flip flops in the circuit
    load = 1'b0;
    load = 1'b1;
    a = 16'b0101111101001001; // Loading a number into register a
    b = 16'b10000011101001001; // Loading a number into register b
    #5
    load = 1'b0; // Enabling shift for the registers
    #160 $finish;
end
    initial clk = 1'b1; always #5 clk =~ clk;
endmodule
```

SCREENSHOT OF THE OUTPUT:

