# 64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM

**MAY 2017** 

#### **FEATURES**

- Internal self-timed write cycle
- · Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Pentium<sup>™</sup> or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- · Common data inputs and data outputs
- JEDEC 100-Pin TQFP package
- Power-down snooze mode
- · Power Supply:
  - +3.3V VDD
  - +3.3V or 2.5V VDDQ (I/O)
- Lead-free available

#### DESCRIPTION

The *ISSI* IS61LP6432A/36A is a high-speed synchronous static RAM designed to provide a burstable, high-performance memory for high speed networking and communication applications. The IS61LP6432A is organized as 64K words by 32 bits and the IS61LP6436A is organized as 64K words by 36 bits. Fabricated with *ISSI*'s advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. BW1 controls DQa, BW2 controls DQb, BW3 controls DQc, BW4 controls DQd, conditioned by BWE being LOW. A LOW on GW input would cause all bytes to be written.

Bursts can be initiated with either  $\overline{\text{ADSP}}$  (Address Status Processor) or  $\overline{\text{ADSC}}$  (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the  $\overline{\text{ADV}}$  (burst address advance) input pin.

The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

#### **FAST ACCESS TIME**

Symbol	Parameter	-166	-133	Units
tka	Clock Access Time	3.5	4	ns
tĸc	Cycle Time	6	7.5	ns
	Frequency	166	133	MHz

Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances




### **BLOCK DIAGRAM**





#### PIN CONFIGURATION




### **PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A15	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ĀDV	Synchronous Burst Address Advance
BW1-BW4	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable					
CE, CE2	CE, CE2, CE2 Synchronous Chip Enable					
ŌĒ	Output Enable					
DQa-DQd Synchronous Data Input/Output						
MODE	Burst Sequence Mode Selection					
V <sub>DD</sub>	+3.3V Power Supply					
Vss	Ground					
VDDQ	Isolated Output Buffer Supply: +3.3V/2.5V					
ZZ	ZZ Snooze Enable					
DQPa-D	DQPa-DQPd Parity Data I/O					



### **PIN CONFIGURATION**



### PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A15	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ĀDV	Synchronous Burst Address Advance
BW1-BW4	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable					
CE, CE	CE, CE2, CE2 Synchronous Chip Enable					
ŌĒ	Output Enable					
DQa-D0	Qd Synchronous Data Input/Output					
MODE	Burst Sequence Mode Selection					
VDD	+3.3V Power Supply					
Vss	Ground					
VDDQ	Isolated Output Buffer Supply: +3.3V/2.5V					
ZZ	Snooze Enable					



#### TRUTH TABLE(1-8)

OPERATION	ADDRESS	CE	CE2	CE2	ZZ	ADSP	ADSC	ĀDV	WRITE	ŌĒ	CLK	DQ
Deselect Cycle, Power-Down	None	Н	Χ	Х	L	Χ	L	Χ	Х	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Χ	L	L	L	Х	Х	Х	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Χ	L	L	Х	Х	Х	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Χ	L	L	Н	L	Χ	Х	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Χ	L	Н	L	Χ	Х	Χ	L-H	High-Z
Snooze Mode, Power-Down	None	Χ	Χ	Χ	Н	Χ	Х	Χ	Χ	Χ	Χ	High-Z
Read Cycle, Begin Burst	External	L	L	Н	L	L	Χ	Χ	Χ	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Χ	Н	L-H	High-Z
Write Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	Н	Н	L-H	High-Z
Write Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	L	Χ	L-H	D
Write Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	L	Χ	L-H	D
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Χ	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Χ	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Н	Н	Н	L-H	High-Z
Write Cycle, Suspend Burst	Current	Χ	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Н	L	Χ	L-H	D

#### NOTE:

- 1. X means "Don't Care." H means logic HIGH. L means logic LOW.
- 2. For WRITE, L means one or more byte write enable signals (BWa-d) and BWE are LOW or GW is LOW. WRITE = H for all BWx, BWE, GW HIGH.
- 3. BWa enables WRITEs to DQa's and DQPa. BWb enables WRITEs to DQb's and DQPb. BWc enables WRITEs to DQc's and DQPc. BWd enables WRITEs to DQd's and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are available on the x36 version.
- 4. All inputs except OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation,  $\overline{\text{OE}}$  must be HIGH before the input data setup time and held HIGH during the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.

#### PARTIAL TRUTH TABLE


Function	GW	BWE	BWa	BWb	BWc	BWd	
Read	Н	Н	Χ	Χ	Χ	Χ	
Read	Н	L	Н	Н	Н	Н	
Write Byte 1	Н	L	L	Н	Н	Н	
Write All Bytes	Н	L	L	L	L	L	
Write All Bytes	L	Χ	Χ	Χ	Χ	Χ	



### INTERLEAVED BURST ADDRESS TABLE (MODE = VDD or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### LINEAR BURST ADDRESS TABLE (MODE = Vss)



### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Parameter	Value	Unit
Тѕтс	Storage Temperature	-55 to +150	°C
<b>P</b> D	Power Dissipation	1.6	W
Іоит	Output Current (per I/O)	100	mA
VIN, VOUT	Voltage Relative to Vss for I/O Pins	-0.5 to VDDQ + 0.3	٧
VIN	Voltage Relative to Vss for for Address and Control Inputs	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>DD</sub>	Voltage on VDD Supply Relative to Vss	-0.5 to 4.6	V

#### Notes:

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
- 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.



### **OPERATING RANGE**

Range	Ambient Temperature	V <sub>DD</sub>	VDDQ	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	3.3V <u>+</u> 5%	
			2.5V <u>+</u> 5%	
Industrial	-40°C to +85°C	3.3V <u>+</u> 5%	3.3V <u>+</u> 5%	
			2.5V <u>+</u> 5%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

			2.5	V (I/O)	3.3\		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -4.0 mA (3.3V) Iон = 1.0 mA (2.5V)	2.0	_	2.4	_	V
Vol	Output LOW Voltage	loL = 8.0 mA (3.3V) loL = 1.0 mA (2.5V)	_	0.4	_	0.4	V
VIH	Input HIGH Voltage		1.7	VDD + 0.3	2.0	VDD + 0.3	V
VIL	Input LOW Voltage		-0.3	0.7	-0.3	0.8	V
lu	Input Leakage Current	$Vss \leq Vin \leq VdD^{(1)}$	-5	5	<b>-</b> 5	5	μA
ILO	Output Leakage Current	$Vss \le Vout \le Vddq, \overline{OE} = Vi$	-5	5	<b>-</b> 5	5	μA

### POWER SUPPLY CHARACTERISTICS (Over Operating Range)

				-166	-133	
Symbol	Parameter	<b>Test Conditions</b>		Max.	Max.	Unit
Icc	AC Operating Supply Current	Device Selected, All Inputs = VIL or VIH  OE = VIH, VDD = Max.  Cycle Time ≥ tkc min.	Com. Ind.	190 200	180 190	mA mA
ISB1	Standby Current	Device Deselected, V <sub>DD</sub> = Max., All Inputs = V <sub>IH</sub> or V <sub>IL</sub> CLK Cycle Time ≥ tkc min	Com. Ind.	70 80	70 80	mA mA
Izz	Power-down Mode Current	$ZZ = V_{DD}$ Clock Running All Inputs $\leq V_{SS} + 0.2V$ or $\geq V_{DD} - 0.2V$	Com. Ind.	35 40	35 40	mA mA

<sup>1.</sup> The MODE pin has an internal pullup. This pin may be a No Connect, tied to Vss, or tied to VDD.

<sup>2.</sup> The MODE pin should be tied to VDD or Vss. It exhibits ±10 µA maximum leakage current when tied to ≤ Vss + 0.2V or  $\geq V_{DD} - 0.2V$ .



### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = $0V$	8	pF


#### Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $TA = 25^{\circ}C$ , f = 1 MHz, VDD = 3.3V.

### 3.3V I/O ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

### 3.3V I/O OUTPUT LOAD EQUIVALENT







Figure 1 Figure 2



### 2.5V I/O ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 3 and 4

### 2.5V I/O OUTPUT LOAD EQUIVALENT






Figure 4 Figure 3



READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-16	66	-13	33	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fmax <sup>(3)</sup>	Clock Frequency	_	166	_	133	MHz
tkC <sup>(3)</sup>	Cycle Time	6	_	7.5	_	ns
tкн	Clock High Time	2.4	_	2.8	_	ns
tkL <sup>(3)</sup>	Clock Low Time	2.4	_	2.8	_	ns
tkQ <sup>(3)</sup>	Clock Access Time	_	3.5	_	4	ns
tkqx <sup>(1)</sup>	Clock High to Output Invalid	3	_	3	_	ns
tkqlz(1,2)	Clock High to Output Low-Z	0	_	0	_	ns
tkQHZ <sup>(1,2)</sup>	Clock High to Output High-Z	1.5	3.5	1.5	3.5	ns
toeq(3)	Output Enable to Output Valid	_	3.5	_	3.8	ns
toeqx(1)	Output Disable to Output Invalid	0	_	0	_	ns
toelz(1,2)	Output Enable to Output Low-Z	0	_	0	_	ns
toehz(1,2)	Output Disable to Output High-Z	2	4.5	2	5	ns
tas(3)	Address Setup Time	2.1	_	2.1	_	ns
tss <sup>(3)</sup>	Address Status Setup Time	1.5	_	1.5	_	ns
tws <sup>(3)</sup>	Write Setup Time	1.5	_	1.5	_	ns
tces(3)	Chip Enable Setup Time	1.5	_	1.5	_	ns
tavs(3)	Address Advance Setup Time	1.5	_	1.5	_	ns
t <sub>AH</sub> (3)	Address Hold Time	1.0	_	1.0	_	ns
tsH <sup>(3)</sup>	Address Status Hold Time	0.5	_	0.5	_	ns
twH <sup>(3)</sup>	Write Hold Time	0.5	_	0.5	_	ns
tceH(3)	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh <sup>(3)</sup>	Address Advance Hold Time	0.5	_	0.5	_	ns

#### Note:


<sup>1.</sup> Guaranteed but not 100% tested. This parameter is periodically sampled.

<sup>2.</sup> Tested with load in Figure 2.

<sup>3.</sup> Tested with load in Figure 1.



### **READ/WRITE CYCLE TIMING**





## WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)


		-16	66		-13	3	
Symbol	Parameter	Min.	Max.	Min.	Max.		Unit
tkc <sup>(1)</sup>	Cycle Time	6	_		7.5	_	ns
tkH <sup>(1)</sup>	Clock High Time	2.4	_		2.8	_	ns
tkL <sup>(1)</sup>	Clock Low Time	2.4	_		2.8	_	ns
tas <sup>(1)</sup>	Address Setup Time	2.1	_		2.1	_	ns
tss <sup>(1)</sup>	Address Status Setup Time	1.5	_		1.5	_	ns
tws <sup>(1)</sup>	Write Setup Time	1.5	_		1.5	_	ns
tos(1)	Data In Setup Time	1.5	_		1.5	_	ns
tces(1)	Chip Enable Setup Time	1.5	_		1.5	_	ns
tavs <sup>(1)</sup>	Address Advance Setup Time	1.5	_		1.5	_	ns
t <sub>AH</sub> <sup>(1)</sup>	Address Hold Time	1.0	_		1.0	_	ns
tsH <sup>(1)</sup>	Address Status Hold Time	0.5	_		0.5	_	ns
tDH <sup>(1)</sup>	Data In Hold Time	1.0	_		1.0	_	ns
twH <sup>(1)</sup>	Write Hold Time	0.5	_		0.5	_	ns
tceH <sup>(1)</sup>	Chip Enable Hold Time	0.5	_		0.5	_	ns
tavh <sup>(1)</sup>	Address Advance Hold Time	0.5	_		0.5	_	ns

#### Note:

<sup>1.</sup> Tested with load in Figure 1.



### WRITE CYCLE TIMING





## SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)


		-16	6	-13	3	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tkc(3)	Cycle Time	6	_	7.5	_	ns
tkH <sup>(3)</sup>	Clock High Time	2.4	_	2.8	_	ns
tĸL <sup>(3)</sup>	Clock Low Time	2.4	_	2.8	_	ns
tkQ <sup>(3)</sup>	Clock Access Time	_	3.5	_	4	ns
tkQX <sup>(1)</sup>	Clock High to Output Invalid	1.5	_	1.5	_	ns
tkqlz(1,2)	Clock High to Output Low-Z	0	_	0	_	ns
tkqhz <sup>(1,2)</sup>	Clock High to Output High-Z	1.5	3.5	1.5	3.5	ns
toeq(3)	Output Enable to Output Valid	_	3.5	_	3.9	ns
toeqx <sup>(1)</sup>	Output Disable to Output Invalid	0	_	0	_	ns
toelz(1,2)	Output Enable to Output Low-Z	0	_	0	_	ns
toehz(1,2)	Output Disable to Output High-Z	2	4.5	2	5.0	ns
tas(3)	Address Setup Time	2.1	_	2.1	_	ns
tss <sup>(3)</sup>	Address Status Setup Time	1.5	_	1.5	_	ns
tces(3)	Chip Enable Setup Time	1.5	_	1.5	_	ns
tah <sup>(3)</sup>	Address Hold Time	1.0	_	1.0	_	ns
tsH <sup>(3)</sup>	Address Status Hold Time	0.5	_	0.5	_	ns
tceH(3)	Chip Enable Hold Time	0.5	_	0.5	_	ns
tzzs	ZZ Standby	2	_	2	_	сус
tzzrec	ZZ Recovery	2	_	2	_	сус

### Notes:

- 1. Guaranteed but not 100% tested. This parameter is periodically sampled.
- 2. Tested with load in Figure 2.
- 3. Tested with load in Figure 1.



### SNOOZE AND RECOVERY CYCLE TIMING





### **ORDERING INFORMATION: IS61LP6432A**

Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package
133 MHz	IS61LP6432A-133TQLI	TQFP, Lead-free

### **ORDERING INFORMATION: IS61LP6436A**

Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package
166 MHz	IS61LP6436A-166TQLI	TQFP, Lead-free
133 MHz	IS61LP6436A-133TQLI	TQFP, Lead-free

