Project #1 Guide

UCB ECEN 5863 Fall 2017 Project #1: Altera Max10

Table of Contents

[Introduction 2](#_Toc461094253)

[Learning Objectives 2](#_Toc461094254)

[I. Procedure 3](#_Toc461094255)

[Setup MAX10 FPGA 3](#_Toc461094256)

[Module I: Develop a Mixed-Signal system 3](#_Toc461094257)

[DEMO I: (TA will Review the Demos) 3](#_Toc461094258)

[Module II: DISPLAY HELLO WORLD AND TOGGLE LEDS UsinG NIOS II and Qsys 4](#_Toc461094259)

[DEMO II: 4](#_Toc461094260)

[Module III: Create a System on a chip with Programmable Hardware and a Soft PRocessor 5](#_Toc461094261)

[DEMO III 5](#_Toc461094262)

[II. Deliverables 6](#_Toc461094263)

[Technical Report 6](#_Toc461094264)

[Recorded Observations, Test Data, and Images 6](#_Toc461094265)

[FPGA Project directory zipped for each of 3 Modules 6](#_Toc461094266)

[Software Files for the final module in a zip file 6](#_Toc461094267)

[III. Evaluation 7](#_Toc461094268)

# Introduction

The DE10-Lite is a FPGA evaluation kit that is designed to get you started with using an FPGA. The DE10-Lite adopts Altera’s non-volatile MAX® 10 FPGA built on 55-nm flash process. MAX 10 FPGAs enhance non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device. The devices also include full-featured FPGA capabilities such as digital signal processing, analog functionality, Nios II embedded processor support, and memory controllers.

The DE10-Lite includes a variety of peripherals connected to the FPGA device, such as 8MB SDRAM, accelerometer, digital-to-analog converter (DAC), temperature sensor, thermal resistor, photo resistor, LEDs, pushbuttons and several different options for expansion connectivity.

### Learning Objectives

For this project, the objective is for students to:

* Become familiar with the FGPA development flow, particularly in the case of a SoC with software development flow included.
* Appreciate the capability of the MAX10 to create whole systems on a chip.
* Learn how to build systems using the Qsys system design tool.
* Learn to create hardware using schematic capture input.
* Learn how to integrate software with hardware in the same device.
* Understand the rationale for each phase of the hardware development flow, including timing constraints, simulation, and programming.
* Design and build a several hardware examples using the MAX10.
* Consider hardware and software tradeoff possibilities available in the SoC architecture.

Do not be afraid to ask questions as you work on this project. It involves many processes and actions that may seem complicated and confusing at first, but will become clearer as you work through the modules.

The modules will get progressively more difficult and take more time. Try to finish Modules 1 and 2 in the first week, so that you will have the second week to complete Module 3 and write the report.

# Procedure

## Setup MAX10 FPGA

1. If you have not already done this, download and install Quartus PrimeFPGA development software from Altera.
2. Download and install the Tools in the Tools directory for Project 1 on D2L

## Module I: Develop a Mixed-Signal system

1. From D2L, download the pdf document Prj1M1PWM\_Guide.pdf.
2. Follow the instructions with these exceptions:

a. If your results look different than the lab guide, do not be alarmed, as there are some differences between installations is not unexpected. Try to determine the most reasonable course of action if this happens.

b. Do not be concerned about trying to determine what .vhd or .v files do. We will learn this later in the course.

1. Do not be surprised when the initial compile has errors. This will point you to the additional work you need to do.
2. Record the fmax.
3. Estimate the % utilization of the FPGA logic.
4. Record your observations of the board behavior once the FPGA is programmed. Does it behave as you expected?
5. From D2L, download the pdf document Prj1M1ADC\_Guide.pdf.
6. Follow the instructions:
7. Record the fmax.
8. Estimate the % utilization of the FPGA logic.
9. Record your observations of the board behavior once the FPGA is programmed. Does it behave as you expected? Is this a good voltmeter? What could you change in either the board hardware or FPGA logic to make it perform better?

## DEMO I: (TA will Review the Demos)

1. Demo LEDs intensity variation using the switch inputs.
2. Demo 7-segment output variation using the switch inputs.

## Module II: DISPLAY HELLO WORLD AND TOGGLE LEDS UsinG NIOS II and Qsys

1. From D2L, download the pdf document Hello\_World\_Lab\_Manual\_DE10\_Lite\_DevKit.pdf.
2. Follow the instructions from pg 6- pg 37 and Appendix A (if you need to). While doing this Module, follow these instructions:
   1. Do both the hardware and software sections of the manual.
   2. Don’t use the .sof files (which is an option in guide) as you need to build the complete hardware using Qsys and submit all Quartus files to D2L as part of the submission.
   3. Don’t be worried about Verilog coding, the code segments are provided in the guide. Be careful with port mapping in nios\_setup\_v2 to avoid any cut and paste errors.
   4. While doing the software part (NIOS II) make the workspace be NIOS II in your project directory for easier submissions.
   5. **Hint:** You may get errors in the C program and header file paths. You may need to do some additional work to debug them. (Don’t use absolute paths in header files, it can’t be replicated by us while grading.)
3. Record the Fmax.
4. Estimate the % utilization of the FPGA logic.
5. Drill down into the second layer of in the RTL Viewer. You can look at your connections made using Qsys. Submit screen shot of this.
6. Record your observations of the board behavior once FPGA is programmed. Does it behave as you expected?
7. Answer the following
   1. Which component is the Instruction master of the NIOS II connected to? What is the need for this and why it is connected only to one component (slave)?
   2. How are the LED and the switch connected using S/W?
   3. How are the LED and the switch connected using H/W?

## DEMO II:

1. Demo the original toggling of LEDs using Switches and “Hello World” on the NIOS II Console.
2. Implement the code so that your name appears while pushing the button 1 and your partners name while pushing another button 2 (the ones used for toggling the LED) on the NIOS II Console.

## Module III: Create a System on a chip with Programmable Hardware and a Soft PRocessor

1. ALLOW PLENTY OF TIME FOR THIS MODULE.
2. From D2L, download the pdf document DE10\_Embedded\_System\_Lab.pdf.
3. Follow the instructions with these exceptions:

a. If your results look different than the lab guide, do not be alarmed. Try to determine the most reasonable course of action if this happens.

b. Do not be concerned about trying to determine what .vhd or .v files do. We will learn this later in the course.

1. While doing the module keep in mind following :
   1. Do not be surprised when the initial and even subsequent compiles have errors. This will point you to the additional work you need to do.
   2. While following the guide you (Quartus v15.0 and above) may get the following issue: “The Serial Flash Controller not supported”. You may need to edit “Supported Devices” of file serial\_flash\_controller\_hw.tcl.
   3. You may not be able to rename the clocks. It doesn’t cause any issues, and you can move ahead without renaming but be careful with connections, they should be according to guide.
   4. In a menu options “i” according to DE10\_Embedded\_System\_Lab.pdf may not appear on options. Can it be implemented from scratch?
2. Ponder the Nios II for a moment. Why do you think the architecture is as it is? What advantages come from building a processor out of programmable logic?
3. Open the software source files, including all .c and .h files. What do you observe about the coding style and use of comments?
4. When you modified the software, how did the LED display change?
5. Record the fmax. What is the highest speed clock used in the design?
6. Estimate the % utilization of the FPGA logic.
7. Record your observations of the board behavior once the FPGA is programmed. Does it behave as you expected?
8. Answer the following
   1. Why is the instruction master of NIOS II connected to multiple components?

Explain the usage of each of them.

* 1. What’s the function for exporting external connection for different components?
  2. What is requirement for multiple clocks in this design?

## DEMO III

1. Demo all options of the menu displayed.
2. Implement a down counter by ten and an up counter by five by adding more options on the list of menu.

# Deliverables

All deliverables are due on 2017/10/10 11:59 PM. Please submit them to D2L.

### Technical Report

Each partner pair must provide a technical report that explains the project objectives and test results. At a minimum, it should include:

1. Executive Summary
2. Objectives
3. Procedure
4. Module Test Results
5. Lessons Learned
6. Conclusions
7. Appendix: References

The report should be no longer than 5 pages in length in a Word document (excluding table of contents and References). Be sure the report addresses the questions posed in the module procedures.

### Recorded Observations, Test Data, and Images

Include observations recorded in a lab notebook, test data taken, and any digital pictures of the proceedings.

### FPGA Project directory zipped for each of 3 Modules

Starting with the top level of each module, zip up the entire directory including subfolders. This will allow us to replicate your work and help provide feedback on any errors you encounter. Label them appropriately so we can find the information for each module. With submission include a ReadMe.txt to describe and list the locations of deliverables.

### Software Files for the final module in a zip file

Zip up all source files used to run the Nios II software.

# Evaluation

Any award to be made pursuant to this project will be based upon deliverables. The following elements will be the primary considerations in evaluating all submitted projects and in the selection of a partner team for Top Prizes:

30% Technical Report

10% TA Demos

10% Deliverables for Project Module 1

20% Deliverables for Project Module 2

30% Deliverables for Project Module 3