
fir_bandpass
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
fir_decim
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
axis_switch_0
S00_AXIS
S_AXI_CTRL
aclk
aresetn
s_axi_ctrl_aclk
s_axi_ctrl_aresetn
M00_AXIS
M01_AXIS
M02_AXIS
M03_AXIS
AXI4-Stream Switch
fir_inter
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
axis_switch_1
S00_AXIS
S01_AXIS
S02_AXIS
S03_AXIS
S_AXI_CTRL
aclk
aresetn
s_axi_ctrl_aclk
s_axi_ctrl_aresetn
M00_AXIS
AXI4-Stream Switch
axi_mem_intercon
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
AXI Interconnect (Discontinued)
processing_system7_0
S_AXI_HP0_FIFO_CTRL
S_AXI_HP1_FIFO_CTRL
S_AXI_HP0
S_AXI_HP1
M_AXI_GP0_ACLK
S_AXI_HP0_ACLK
S_AXI_HP1_ACLK
IRQ_F2P[2:0]
DDR
FIXED_IO
USBIND_0
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
ZYNQ7 Processing System
DDR
FIXED_IO
ps7_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M03_ACLK
M03_ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
AXI Interconnect (Discontinued)
fir_hilbert
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
axis_subset_converter_0
S_AXIS
aclk
aresetn
M_AXIS
AXI4-Stream Subset Converter
axi_dma_0
S_AXI_LITE
S_AXIS_S2MM
s_axi_lite_aclk
m_axi_mm2s_aclk
m_axi_s2mm_aclk
axi_resetn
M_AXI_MM2S
M_AXI_S2MM
M_AXIS_MM2S
mm2s_prmry_reset_out_n
s2mm_prmry_reset_out_n
mm2s_introut
s2mm_introut
AXI Direct Memory Access
xlconcat_0
In0[0:0]
In1[0:0]
In2[0:0]
dout[2:0]
Concat (Discontinued)
axi_mem_intercon_1
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
AXI Interconnect (Discontinued)
system_ila_0
SLOT_0_AXIS
SLOT_1_AXIS
clk
resetn
System ILA
rst_ps7_0_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
axi_gpio_0
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
GPIO2
ip2intc_irpt
AXI GPIO
btns_4bits
leds_4bits