

Compilers course

Masters in Informatics and Computing Engineering (MIEIC), 3rd Year

João M. P. Cardoso

Email: jmpc@fe.up.pt







Problem

- How to generate assembly code given a low level intermediate representation?
- Not optimized:
 - Local variables and function parameters all assigned to distinct stack positions
- > Optimized:
 - Sharing of relative stack positions by two or more local variables
 - Utilization of registers from the register file of the target microprocessor to accommodate local variables
 - •

Final Code Generation



y=a*x*x+b*x+c;



 $y=Q_*X_*X+P_*X+C;$ stl y **High-level** IR Variables (assume 32-bit integers): > aldl c > b \succ X Ldl x Ldl b Ldl x Ldl a Ldl x


y=a*x*x+b*x+c;

Variables:

> let's assume all stored in stack

> relative position to \$sp

- a: 0
- b: 4
- x: 8
- c: 12
- y: 16



st 16


Low-level


IR

 $\lambda = Q_*X_*X + P_*X + C$

Begin by leaves:

Iw \$t0, 8(\$sp)





Relative position to \$sp

a: 0

b: 4

x: 8


c: 12

y: 16

Code Generation

 $y=a_{x}x_{x}+p_{x}x+c;$


lw \$t0, 8(\$sp)
lw \$t1, 4(\$sp)



Relative position to \$sp a: 0 b: 4 x: 8 c: 12

y=a*x*x+b*x+c;

Iw \$t0, 8(\$sp)
Iw \$t1, 4(\$sp)
mult \$t2, \$t1, \$t0



Relative position to \$sp a: 0 b: 4 x: 8


c: 12

y: 16

y=a*x*x+b*x+c;

ct 16.

lw \$t0, 8(\$sp) lw \$t1, 4(\$sp) mult \$t2, \$t1, \$t0 lw \$t3, 0(\$sp)



Relative position to \$sp
a: 0
b: 4
x: 8
c: 12
y: 16

y=a*x*x+b*x+c;

Iw \$t0, 8(\$sp)
Iw \$t1, 4(\$sp)
mult \$t2, \$t1, \$t0
Iw \$t3, 0(\$sp)

Iw \$t4, 8(\$sp)

st 16 Low-level IR sp ld 12 sp <\$t2> <\$t4> <\$t3> Ld 4 Ld8 Ld8 Ld 0 sp sp sp sp sp

Relative position to \$sp

a: 0

b: 4

8:x

c: 12

y: 16

y=a*x*x+b*x+c;

lw \$t0, 8(\$sp)


Iw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0

Iw \$t3, 0(\$sp)

Iw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4



 $\lambda = Q_* X_* X + P_* X + C$

Iw \$t0, 8(\$sp)

Iw \$11, 4(\$sp)


mult \$t2, \$t1, \$t0

Iw \$13, 0(\$sp)

Iw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4

Iw \$t6, 8(\$sp)



Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

b: 4

a: 0

x: 8

c: 12

Relative position to \$sp

y: 16

y=Q*X*X+D*X+C;

lw \$t0, 8(\$sp)

Iw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0


Iw \$t3, 0(\$sp)

lw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4

Iw \$16, 8(\$sp)

mult \$t7, \$t5, \$t6



Relative position to \$sp

a: 0

b: 4

8:x

c: 12

y: 16

y=a*x*x+b*x+c;

lw \$t0, 8(\$sp)

lw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0

Iw \$t3, 0(\$sp)


Iw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4

Iw \$16, 8(\$sp)

mult \$17, \$15, \$16

Add \$t8, \$t7, \$t2



y=Q*X*X+D*X+C;

lw \$t0, 8(\$sp)

lw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0

Iw \$t3, 0(\$sp)

lw \$t4, 8(\$sp)


mult \$t5, \$t3, \$t4

Iw \$16, 8(\$sp)

mult \$17, \$15, \$16

Add \$18, \$17, \$12

lw \$t9, 12(\$sp)



Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

y: 16

y=a*x*x+b*x+c;

lw \$t0, 8(\$sp)

Iw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0

Iw \$t3, 0(\$sp)

Iw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4


Iw \$16, 8(\$sp)

mult \$17, \$15, \$16

Add \$t8, \$t7, \$t2

Iw \$t9, 12(\$sp)

Add \$110, \$18, \$19



Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

y: 16

y=Q*x*x+p*x+c;

lw \$t0, 8(\$sp)

lw \$11, 4(\$sp)

mult \$t2, \$t1, \$t0

lw \$t3, 0(\$sp)

lw \$t4, 8(\$sp)

mult \$t5, \$t3, \$t4

Iw \$16, 8(\$sp)


mult \$17, \$15, \$16

Add \$18, \$17, \$12

lw \$t9, 12(\$sp)

Add \$110, \$18, \$19

Sw \$110, 16(\$sp)



Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

y: 16

 $y=Q_*X_*X+P_*X+C;$

Iw \$t0, 8(\$sp)
Iw \$t1, 4(\$sp)
mult \$t2, \$t1, \$t0
Iw \$t3, 0(\$sp)
Iw \$t4, 8(\$sp)
mult \$t5, \$t3, \$t4
Iw \$t6, 8(\$sp)

mult \$17, \$15, \$16

add \$t8, \$t7, \$t2

add \$110, \$18, \$19

sw \$110, 16(\$sp)

lw \$t9, 12(\$sp)

st 16 Low-level 11 registers IR **\$t to store** sp temporary values ld 12 (MIPS has 10 registers \$t) sp Ld 8 Ld 8 Ld 4 Ld 8 Ld 0 sp sp sp sp sp

st 16

 $y=Q_*X_*X+p_*X+C;$

Solution using less registers \$t to store temporary values?

sp ld 12 sp Ld 8 Ld 4 Ld 8 Ld 8 Ld 0 sp sp sp sp sp

Relative position to \$sp

a: 0

b: 4

x: 8

c: 12

y: 16

Low-level


IR


Ld 0

sp


- \rightarrow $A=Q_*X_*X+P_*X+C$;
- > Iw \$t0, 8(\$sp)
- > lw \$11, 4(\$sp)
- > mult \$t?, \$t1, \$t0

Result can be stored in \$11 or in \$10





- \rightarrow $A=Q_*X_*X+P_*X+C$;
- > Iw \$t0, 8(\$sp)
- > lw \$11, 4(\$sp)
- > mult \$t0, \$t1, \$t0



Relative position to \$sp

a: 0

b: 4

x: 8

Relative position to \$sp

a: 0

b: 4

x: 8


c: 12

y: 16

> \(\begin{align*} \dot{A} & \alpha & \dot{A} & \dot{A}

Iw \$t0, 8(\$sp)
Iw \$t1, 4(\$sp)
mult \$t0, \$t1, \$t0
Iw \$t1, 0(\$sp)
Iw \$t2, 8(\$sp)
mult \$t1, \$t1, \$t2
Iw \$t2, 8(\$sp)
mult \$t1, \$t1, \$t2
add \$t0, \$t1, \$t0
Iw \$t1, 12(\$sp)
add \$t0, \$t0, \$t1

sw \$t0, 16(\$sp)




Sethi-Ullman Algorithm for minimum number of registers in arithmetic expressions

CODE GENERATION FROM EXPRESSION TREES

y=a*x*x+b*x+c;

- Label nodes
 bottom-up
 according to the
 register needs
 - Needed registers in each child node i is =
 → reg_i+1
 - Needed registers in child nodes are ≠ → max(regs)



Relative position to \$sp a: 0 b: 4 x: 8 c: 12


y: 16

y=a*x*x+b*x+c;

Label nodes
 bottom-up
 according to the
 register needs

Needed registers in each child node i is =
 → reg_i+1

 Needed registers in child nodes are ≠ → max(regs)




Relative position to \$sp a: 0 b: 4 x: 8 c: 12

y: 16

y=a*x*x+b*x+c;

- Label nodes bottom-up according to the register needs
- 2. Traverse recursively tree top-down: first child that requires most registers (left child in the case of equal no. of registers) and emit instruction per node



Relative position to \$sp a: 0 b: 4 x: 8 c: 12 y: 16 lw \$t1, 0(\$sp) lw \$t2, 8(\$sp) mul \$t1, \$t2, \$t1 lw \$t2, 8(\$sp) mult \$t1, \$t1, \$t2 lw \$t2, 4(\$sp) lw \$t3, 8(\$sp) mult \$t2, \$t2, \$t3 add \$t1, \$t1, \$t2 add \$t1, \$t1, \$t2 sw \$t1, 16(\$sp)

y=a*x*x+b*x+c;

- Label nodes bottom-up according to the register needs
- 2. Traverse recursively tree top-down: first child that requires most registers (left child in the case of equal no. of registers) and emit instruction per node


Sequence of instructions ok, and 3 registers \$t to store temporary values!

See the

in next

slide

algorithm



Relative position to \$sp a: 0 b: 4 x: 8 c: 12 y: 16 lw \$t1, 0(\$sp) lw \$t2, 8(\$sp) mul \$t1, \$t2, \$t1 lw \$t2, 8(\$sp) mult \$t1, \$t1, \$t2 lw \$t2, 4(\$sp) lw \$t3, 8(\$sp) mult \$t2, \$t2, \$t3 add \$t1, \$t1, \$t2 lw \$t2, 12(\$sp) add \$t1, \$t1, \$t2 sw \$t1, 16(\$sp)

Algorithm for code generation:

Start with T as root and stack with the registers (number given by the labeling)

```
generate(T) {
  if T is a leaf emit("load top(), T");
  elsif T is an internal node with children I and r {
    if regs(r) == 0 { generate(I); emit("op top(), r");}
  if regs(I) >= regs(r) {
      generate(I); R = pop(); generate(r); emit("op R, top()"); push(R);
    } else { // regs(I) < regs(r)
      swap the top 2 stack elements;
      generate(r); R = pop(); generate(I); emit("op top(), R"); push(R);
      swap the top 2 stack elements;
  }
}</pre>
```

- What if the number of registers needed is higher than the actual number of registers?
 - Some results need to be stored in stack!
 - We need to include Spill in the generation algorithm (see the Dragon book)

sp 30

Code Generation for Expressions

- Tree-based IR
 - Sethi-Ullman Algorithm for minimum number of registers in arithmetic expressions (see Dragon, Tiger, Books)
 - <u>Sethi, Ravi</u>; <u>Ullman, Jeffrey D.</u> (1970), "The Generation of Optimal Code for Arithmetic Expressions", <u>Journal of the Association for Computing Machinery</u>, **17** (4): 715–728, <u>doi:10.1145/321607.321620</u>.
- DAG-based IR

Local Variables Stored in Stack

- > Not optimized:
 - Stack accesses require more clock cycles than accesses to internal microprocessor registers
 - Utilization of the stack for all the local variables requires more instructions

> Thus, allocate registers to as many as possible local variables!

Code Generation: exercise 1

y=a*x*x+b*x+c;

Variables:

> let's assume all in registers

a: \$11


• b: \$t2

• x: \$t3

• c: \$t4

• y: \$t5

> Generate the code



st \$t5

Code Generation: exercise 2

$$y=(a + b) - (e - (c + d));$$

Low-level

Variables:

- > let's assume all in registers
 - a: \$11
 - b: \$t2
 - c: \$t3
 - d: \$t4
 - e: \$t5
 - y: \$t6
- > Generate the code

IR

34

WHAT ABOUT LOOPS AND CONDITIONAL CONSTRUCTS?

- > Use of templates to generate assembly code for:
 - If-then and if-then-else constructs
 - Loops

Templates for If-then and if-then-else constructs

Templates for loops

```
for(stmt1;test;stmt2)
                                    <stmt1>
  body
                         lab init: <test>
                                   boper ..., lab_true
                                    jump lab_end
                         lab_true:
                                    <body>
                                    <stmt2>
                                    jump lab_init
                         lab_end:
```

Templates for loops

```
for(stmt1;test;stmt2) body
```

Templates for loops

```
for(stmt1;test;stmt2) body
```

- Depending on the target machine, code generation may need:
 - Algorithms for instruction selection
 - Previously, we assumed that each tree node results in one machine instruction!
 - What does happen when there are instructions that cover more than one tree node?
- Sequence of instructions
 - It has impact on registers needed, stack depth, etc.
 - Dealing with pipelining and/or with multiple units need instruction scheduling
- Next steps: Instruction Selection, Scheduling and Register Allocation

CODE GENERATION HINTS

Hints for Code Generator

- Go down slowly and step-by-step in the abstraction level: use the number of stages you need:
 - Even if each stage does only one thing!
 - Easier to debug, easier to handle the problems
- Mantain the abstraction level consistent
 - IR must mantain the semantic correct everytime!
 - One may need to do optimizations between stages
- Use assertions
 - An assertion to verify some condition that should apply
 - They help to find bugs

Hints for Code Generator

- > Start doing simple code generation, even if naif
 - Ok to generate: 0 + 1*x + 0*y
- > The runtime library is our friend!
 - Do not try to generate assembly code when there exist library routines with the same functionality
 - Example: malloc

Hints for Code Generator

- > Remember that the optimizations come later
 - It is the role of the optimizer to perform the optimizations
 - Think that the optimizer needs to restructure the code according to the portfolio of optimizations it integrates
 - Examples: register allocation, algebraic simplifications, constant propagations
- Use a good test infrastructure
 - Regressive Test
 - If a program originates a bug then add it to the test suite
 - Use makefiles
 - to execute automatically the compiler under development over the test suite and to verify if all of the examples in the test suite pass in the tests (it can imply the use of a simulator of the target architecture)
 - Use the best software engineering practices


Code Generation Example

TARGETING THE JVM

- Instruction Selection does not require complex algorithms
- > JVM instructions have very few tree patterns with overlapping
- We can use a Naive/Canonical Generation prioritizing the use of JVM instructions that cover the largest number of tree nodes
 - Example, considering that variable "i" is assigned to JVM local variable "3"

Example

\(\begin{align*} \quad \text{A} = \quad \quad \quad \text{A} \quad \text{A} + \quad \q



- Example
 - y=a*x*x+b*x+c;

Idl a (0) Idl x (1)

stl y (4) Numbers in **blue** indicate the JVM local variables assigned to each variable Idl c (3) Idl x (1) Idl b (2) Idl x (1) JVM code generated:

Example y=a*x*x+b*x+c; stl y (4) Numbers in **blue** indicate the JVM local variables assigned to each variable Idl c (3) Idl x (1) Idl b (2) Idl x (1) ldl a (0) ldl x (1)

```
Javac generates
(stack depth=3):
iload_0
iload 1
imul
iload_1
imul
iload_2
iload 1
imul
iadd
iload_3
iadd
istore 4
```

- > Uses an operand stack and a table of local variables
- Content on top positions of operand stack must be according to the needed operands foreach operation
 - E.g., iadd requires the top two operands on the stack