# Heterogeneous architectures and accelerators




Marcelo Novaes e Rodrigo Oliveira

DCC819: Arquitetura de Computadores 2017.2

















- Our use of mobile applications is heterogeneous.
  - At least two categories: High intensity tasks and Low intensity tasks.




















































Existing software can be **transparently migrated** one from another.

# **Big.LITTLE** Architectures












# ARM Cortex-A15 (Big)




# ARM Cortex-A15 (Big)



It holds instructions of small loops in order to do a Fetch faster than doing from L1 cache.





# ARM Cortex-A15 (Big)



#### ARM Cortex-A15 Block Diagram **Branch Prediction** L1 Instruction Cache **Global History Buffer** MicroBTB (64-entry) Branch Target Buffer (BTB) (256-entry) 128 bits Return Stack Instruction Fetch 12 Stage In-Order Bus Interface Unit (BIU) Pipeline 32-entry Loop Buffer 3-way Instruction Decode 3 Instructions Register Rename Dispatch Issue (8-entry Queue per Issue port) 8 Instruction Issue Branch Simple Load/Store Load/Store Complex Cluster (NEON/FPU) Complex Cluster (NEON/FPU) **Load-Store Unit** Store Buffer 2-10 Stages 3-12 Stage Out-of-Order Integer ALU & Shifter (includes v6-SIMD) 1 Load & 1 Store per cycle ARM multiply & Integer divide Pipeline L1 Data Cache All NEON & FPU ops Quad-FMAC 1 Stage WriteBack (60 Entries) Retirement Buffer

# ARM Cortex-A7 (LITTLE)





### ARM Cortex-A7 (LITTLE) Writeback Integer Multiply Lowest Decode Issue Floating-Point / NEON **Dual Issue** Operati ng **PointFe** Load/Store


tch

Queue

"Partial" ALU (does not do all integers operations)


# ARM Cortex-A7 (LITTLE) vs Cortex-A15 (Big)


- In-order
- Non-symmetric Dual Issue
- Processor pipeline between 8-10 stages



# ARM Cortex-A7 (LITTLE) vs Cortex-A15 (Big)


- In-order
- Non-symmetric Dual Issue
- Processor pipeline between 8-10 stages






- Out-of-order
- Sustained Triple-issue
- Pipeline between 15-24 sages

# Interconnection




# Interconnection



#### Distribute up to 480-interrupts. Interconnection GIC-400 allows interruptions to be migrated between any cores in the Cortex-A15 cluster or Cortex-A7 cluster. **GIC-400** Interrupts Interrupts Cortex-A15 Cortex-A15 Cortex-A7 Cortex-A7 Core Core Core Core 10 Coherent L2 L2 Master **CCI-400 (Cache Coherent Interconnect)** System Port Memory Controller Ports

## Interconnection



#### From ARM White Paper:

- Any arrangements of Big.LITTLE is possible.
- There is no feature or optimization for a specific configuration of Big.LITTLE prior from ARM.
- The recommendation is # bigs = # littles (in order to reduce software complexity of the task scheduler).


# Usage






Power











**Performance** 



Cortex-A15

Cortex-A7




# Usage









# **Task Migration**

Migration between a little to a big core or vice-versa takes less than **20.000 cycles**.



In a 1Ghz processors, it would take **20 us (micro-seconds)**.




In practice, it goes around 30us




#### This is low:


- DVFS I would wait around 100/200 microseconds.
- Any consistent load monitoring takes at least 1 millisecond.




# Big.LITTLE arrangement: clustered switching




# Big.LITTLE arrangement: in-kernel switcher



# Big.LITTLE arrangement: heterogeneous multi-processing




# Big.LITTLE on armv8



# Big.LITTLE on armv8

IN ORDER



**OUT OF ORDER** 

# Big.LITTLE on armv8

A-53

• Versatile, can be paired with any Armv8.0 core in a big.LITTLE configuration, including Cortex-A57, Cortex-A72, other Cortex-A53, and Cortex-A35 processors.

This processor can also be implemented in an Arm big.LITTLE configuration.





Figure 2-1 Cortex-A53 processor block diagram


# **Applications**






Inside the first Samsumg Exynos Octacore chip

# **Applications**







NVIDIA Tegra TK1 - 4 Plus 1

NVIDIA Tegra X1 - 4-4

# A bit of History

Bus System Bus Archard

SMP - Symmetric Multiprocessor System

Homogeneous computing: adequate performance for many applications in the past.

- More parallelization
- Heterogeneous consumption of resources from applications
- Opportunity: initially for thinking on performance


#### Heterogeneous Computing

"is the well-orchestrated and coordinated effective use of a **suite of diverse** high-performance **machines** (including parallel machines) to provide superspeed processing for **computationally demanding tasks with diverse computing needs**. An HC system includes heterogeneous machines, high-speed networks, interface." (1993)


"refers to the use of **different processing cores** to maximize performance" (2010)

- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - FPGAs

- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - o GPUs
  - o FPGAs



- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - o GPUs
  - FPGAs
- CPU example




- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - o GPUs
  - FPGAs
- SSE example 4 ALUs

```
int A[2][4];
int A[2][4];
                                                                                 Reg
                                                                                        Reg
                                                                                              Reg
                                                                          Reg
for(i=0;i<2;i++){
                         for(i=0;i<2;i++){
   for(j=0;j<4;j++){}
                             movups xmm0, [ &A[i][0] ] // Load
                                                                                 Vector LD/ST
       A[i][j]++;
                             addps xmm0, xmm1 // add 1
                             movups [ &A[i][0] ], xmm0 // store
                                                                                   Global
                                                                                   Memory
```


- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs
  - FPGAs
- SSE
  - X86 Pentiums AMD Atlhon XP

```
int A[2][4];
for(i=0;i<2;i++){
    for(j=0;j<4;j++){
        A[i][j]++;
    }
}

int A[2][4];
for(i=0;i<2;i++){
        movups xmm0, [ &A[i][0] ] // Load
        A[i][j]++;
        addps xmm0, xmm1 // add 1
        movups [ &A[i][0] ], xmm0 // store
}</pre>
```





- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - o FPGAs







- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- GPU contains multiple SIMD cores.












- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- Shared memory




- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- SIMT (Single Instruction Multiple Threads)




- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - o FPGAs
- Thread Hierarchy
  - Grid contains Blocks
  - Blocks contains Threads



- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- Thread Hierarchy
  - Grid contains Blocks
  - Blocks contains Threads
  - NVIDIA
    - 32 threads = warp




- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- Thread Hierarchy
  - Grid contains Blocks
  - Blocks contains Threads
  - NVIDIA
    - 32 threads = *warp*




- CPU sometimes is not good enough!
  - SSEs (Stream SIMD Extensions)
  - GPUs (Graphics Processing Unit)
  - FPGAs
- Thread Hierarchy
  - Grid contains Blocks
  - Blocks contains Threads
  - NVIDIA
    - 32 threads = warp

```
int A[2][4];
kernelF<<<(2,1),(4,1)>>>(A); // define threads
                              // all threads run same kernel
  device
               kernelF(A){
    i = blockIdx.x;
                         // each thread block has its id
    j = threadIdx.x;
                         // each thread has its id
    A[i][j]++;
                  // each thread has a different i and i
  Thread Block (0,0)
                              Thread Block (0,1)
           0.1
                                     thread + thread
                                                  thread
                              thread
         thread thread
                      thread
          Reg
                      Reg
                Reg
                                Reg
                                      Reg
                                           Reg
     Reg
                                                 Reg
    LD/ST LD/ST LD/ST LD/ST
                               LD/ST LD/ST LD/ST
         Shared Memory
                                     Shared Memory
                       Global Memory
```


- Warp Scheduler
  - Example
  - o 128 threads
    - 4 warps
  - 16 SIMD cores (Stream Multiprocessor)








- Warp Scheduler
  - o Example
  - 128 threads
    - 4 warps
  - 16 SIMD cores (Stream Multiprocessor)







Clock cycle: 8
Warp: 0
Instruction: 1



- Warp Scheduler
  - Example
  - o 128 threads
    - 4 warps
  - 16 SIMD cores (Stream Multiprocessor)

```
__device__ kernelF(A){
    i = blockIdx.x;
    j = threadIdx.x;
    if(j%2 == 1)
        A[i][j]++;
    else
        A[i][j]--;
}
```





Warp Scheduler






Image Credit: NVIDIA

Memory Hierarchy



- Memory Hierarchy
- Takes long time to transmit data from CPUs to GPGPUs



- Memory Hierarchy
- Takes long time to transmit data from CPUs to GPGPUs
- Matrix Multiplication










Image Credit: NVIDIA [Wittenbrink, Kilgariff, and Prabhu, Hot Chips 2010]


- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - FPGAs (Field-Programmable Gate Array)







- CPU sometimes is not good enough!
  - o SSEs
  - o GPUs
  - o FPGAs
- Logic as Memories
  - LUT (LookUp Table)







- CPU sometimes is not good enough!
  - o SSEs
  - o GPUs
  - o FPGAs
- Interconnection





- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - o FPGAs
- Logical Blocks










Figure 2-4. LE in Arithmetic Mode



- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - FPGAs
    - Programming
      - Analysis & Synthesis (From HDL)
      - Fitter
      - Assembler
      - Timing Analysis



- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - FPGAs
    - Programming
      - Analysis & Synthesis (From HDL)
      - Fitter
      - Assembler
      - Timing Analysis



- CPU sometimes is not good enough!
  - SSEs
  - o GPUs
  - FPGAs
    - Custom Blocks
      - DSPs
      - Multipliers
      - Embedded Memories
    - Applications
      - Image Processing
      - DNN (!!)
      - Prototyping
      - SoC FPGAs (CPU + FPGA)



### References

Khokhar, Ashfaq A., et al. "Heterogeneous computing: Challenges and opportunities." Computer 26.6 (1993): 18-27.

Brodtkorb, Andre R., et al. "State-of-the-art in heterogeneous computing." Scientific Programming 18.1 (2010): 1-33.

Coursera: Computer Architecture (Princeton - David Wentzlaff); Introduction to FPGA Design for Embedded Systems (University of Colorado Boulder)

Henk Corporaal, Gert-Jan van den Braak (Introduction to GPGPU and GPU-architectures)