RISC-V processors with Bluespec

High Performance Processors and System A.Y. 2020/2021

Riccardo Nannini

June 19, 2021

Tutors: Emanuele Del Sozzo, Davide Conficconi

Professor: Marco Domenico Santambrogio





Contents

1	Intr	oducti	ion	2							
2	RIS		2								
	2.1	What	is RISC-V	. 2							
	2.2										
	2.3		features								
		2.3.1	Registers								
		2.3.2	Instruction encoding								
		2.3.3	Instruction format								
	2.4		se								
3	BSV 5										
	3.1										
		3.1.1	Modules and interfaces								
		3.1.2	State	_							
		3.1.3	Types and polymorphism								
		3.1.4	Rules								
		3.1.5	Dynamic semantic								
4	Pro	cessor	designs	8							

Abstract

Bluespec System Verilog (**BSV**) is a state-of-the-art Hardware Description Language. Bluespec compilation toolchain (**BSC**) has been recently released as open source [1]. The goal of the project was investigating the potentiality of said toolchain implementing different **RISC-V** processors of increasing complexity.

1 Introduction

This report covers chronologically the path that I have followed during the development of this project.

It starts from a quick overview on the RISC-V ISA, focused on the key ingredients that make this ISA one of the most trend topics in Computer Engineering.

It proceeds with the analysis of the *Bluespec System Verilog* language, outlining its novelties with respect to other hardware description languages, as well as its main features and capabilities.

The last section is devoted to the development of various RISC-V processor designs, describing in details the characteristics of each processor and motivating the various design choices, starting from a one cycle non pipelined processor and ending with a 6 stage pipelined one enriched with multiple branch predictors.

Everything I have produced within this project (code, scripts, this report itself) is available on GitHub https://github.com/riccardo-nannini/BSV_RISC-V

2 RISC-V

2.1 What is RISC-V

Since the processor designs will be based on RISC-V, knowing this ISA is fundamental.

RISC-V was born in 2010 at UC Berkley by the work of graduate students Andrew Waterman, Yunsup Lee and professors David Patterson, Krste Asanovic [2], built on the experience gained from the 4 previous major RISC ISA design from UC Berkeley (thus justifying the 'V').

As the name suggests, RISC-V belongs to the family of **RISC** ISAs. In particular, RISC instruction sets are characterized by *small* and *highly optimized* instructions that ease *pipeline* implementation, along with a large number of *general purpose registers*.

RISC-V, like many other RISC ISAs, is a **load-store architecture**; this means that, apart from some exceptions, arithmetic and logic instructions op-

erate on register and not on memory directly. Load and store instructions take care of the transit of data from memory to register and vice versa.

2.2 Instructions set goals

When the first paper that declared the birth of RISC-V [2] was released back in 2011, the authors stated some of the goals that they wanted to achieve when designing this instructions set. In particular the main objectives include, but are not limited to:

- Provide a realistic but open ISA, suitable for direct hardware implementation
- Provide a **small** but **complete** ISA, that avoids "over-architecting" for a particular microarchitecture style or implementation technology.
- Support highly-parallel multicore implementations, including heterogeneous multiprocessors
- Support an efficient dense *instruction encoding* with variable-length instructions (generally typical of CISC ISAs).
- base-plus-extension: provide a set of standard but optional extensions.

In order to achieve these goals many design choices were taken, sometimes in line with other similar ISAs, sometimes with unusual decisions.

2.3 Main features

RISC-V has 2 base variants, **RV32** and **RV64**, providing 32-bit or 64-bit user-level address spaces respectively. A 128-bit extension is available but mostly aimed at the future of warehouse scale computing.

2.3.1 Registers

RISC-V uses 31 general-purpose registers x1-x31 with x0 hardwired to the costant 0. Moreover, 32 64-bit registers f0-f31 holding single or double-precision floating-point values are available.

There are also two special registers: the *program counter* pc holds the address of the current instruction while the *floating point status register* fsr contains the operating mode and exception status of the floating-point unit.

2.3.2 Instruction encoding

In addition to standard fixed-length 32-bit instructions, RISC-V supports extensions with **variable-length** ones too, useful in reducing code size specially for specific domains like embedded systems.

Figure 1 shows the instruction length encoding convention. 32-bit instructions have the 2 least significant bits always set to 1 while the 16-bit ones must have said bits in any combination but 11. Instructions longer than 32-bits have additional lower bits set to 1.




Figure 1: RISC-V instruction encoding

2.3.3 Instruction format

Six basic instruction formats are present in the base version of the ISA as shown in Figure 2.

31 2	7 26 22	2 21 17	7 16 12	2 11 1	.0 9	7 6	0
$_{\mathrm{rd}}$	rs1	rs2		funct10		opcode	R-type
rd	rs1	rs2	rs3	fu	nct5	opcode	R4-type
$^{\mathrm{rd}}$	rs1	imm[11:7]	imm[6	5:0]	funct3	opcode	I-type
imm[11:7]	rs1	rs2	imm[6	6:0]	funct3	opcode	B-type
rd		opcode	L-type				
		jump offset	[24:0]			opcode	J-type

Figure 2: RISC-V instruction formats

It is worth noting a particular design choice made by the authors. Since, as they state, the *decoding* of register specifiers is usually on the **critical path** in implementations, they decided to keep all register specifiers in the same position across every instruction type. This comes with the tradeoff of having some instructions with an immediate value that has to be split in two parts.

R-Type instructions are for operations with two source registers (rs1 and rs2) while **R4-Type** format is for special three source register floating point instructions. Moreover, **I-Type** format is for operations between a source register (rs1) and an 12-bit sign-extended immediate, while **B-Type** instructions are designed for conditional branches (where the branch type is specified in funct3). The LUI (Load upper immediate) operation, generally used to build 32-bit constants, is the typical instruction specified by the **L-Type**, meanwhile **J-Type** instructions encode a 25-bit target address as a PC-relative offset.

Describing in details the specification of every instruction is way out of the focus of this report and is already done with great details in the original paper [2].



Figure 3: Floating-point status register

In the end, just a mention to the fsr, a special register containing the status of floating-point operation, shown in Figure 3.

It makes possible to specify the rounding mode with a specific encoding as well as reading the status of the previous floating-point operation in the flag bits.

2.4 License

Until here the main features of RISC-V were summarized. Despite being a really well designed standard, this by itself does not explain the popularity of this ISA.

In fact, one of the main factor of his success is that RISC-V is provided under a **free open source** license that does not require fees to use.

This is quite unusual in the instruction set architectures world, that for a great majority are *proprietary* due to historical or business reasons. Companies like ARM, IBM and Intel have patents on their ISAs which prevent others from using them without licenses.

Negotiations for said licenses can take 6-24 months and can cost up to \$1M-\$10M, ruling out academia and other with small volumes. An ARM license, for instance, doesn't even let you design an ARM core; you just get to you *their* designs [3].

Some open-source ISA already existed but were not as popular and well designed as RISC-V is.

The birth of this standard enabled a **real free open market** of processor designs leading to:

- greater innovation via free-market competition
- shared open core designs
- processors becoming affordable for more devices

$3 \quad BSV$

The hardware description language used to implement the RISC-V processor is **Bluespec System Verilog** (BSV).

Belonging to Bluespec Inc, co-founded in 2003 by MIT professor Arvind, the BSV language is aimed at providing hardware designers used to Verilog, VHDL or System Verilog, a **high level** language for hardware design and synthesis.

Based on a synthesizable subset of SystemVerilog, BSV can significantly improve the hardware design process with some key innovations:

- Hardware behavior is expressed with Rules. Rules are powerful concepts for achieving correct concurrency and eliminating race conditions.
- **Polymorphism** makes possible to write more general code and reuse designs and glue them together in a flexible way.
- Provides **formal semantics**, enabling formal verification and formal designby-refinement. This is due to the fact that BSV rules are based on *Term Rewriting Systems*, a clean formalism supported by decades of theoretical research in the computer science community.

3.1 General overview

This section is devoted to the main features of BSV in order to give the reader a general overview of the language and understand its strength. The complete reference guide (also used for this quick introduction) can be found at [4].

3.1.1 Modules and interfaces

In order to understand BSV, it is useful start with the notion of **modules** and **interfaces**, the core of the language. Modules and interfaces are what, in the end, is turned into actual hardware.

An interface describes what a module 'offers' to the outside. On the other hand, a module 'implements' its interface as it prefers.

In BSV, an interface consists of *methods* that encapsulate the possible transactions that clients can perform.

```
interface Fifo#(int n); //n is the size of the fifo

method Action enqueue(Bool x);
method Action dequeue;
method Bit#(8) first;

endinterface

module mkFifo( Fifo#(n) );

//... implementation

endmodule
```

Code snippet 1 Example of module and interface

When it comes to modules, however, we need to distinguish between a module *definition* and a module *instantiation*. A module definition is like a class in object oriented programming while a module instantiation can be considered as an object of said class.

A module consists of three things:

- a state
- rules that operate on that state
- an **interface** to the outside world

3.1.2 State

In Verilog and SystemVerilog, one simply declares a variable, and a synthesis tool "infers" how those variable actually map into state element in hardware; a variable may map into a bus, a latch, a flip-flop or even nothing.

BSV eliminates this ambiguity and places the state control directly in the hand of the designer. BSV *never* implies state; variables are just convenient names for intermediate values.

State components are declared (and instantiated) after the module declaration like in snippet 2

```
module mkFifo( Fifo#(n) );

Vector#(n, Reg#(Bit#(8))) data <- replicateM(mkRegU());
Reg#(Bit#(8)) value_reg <- mkReg(0);

//...

endmodule</pre>
```

Code snippet 2 Example of state declaration

3.1.3 Types and polymorphism

Every variable and every expression in BSV has a *type*. BSV supports standard *simple type* like in snippet 3

```
int
Bool
String
```

Code snippet 3 Simple types

or parametrized types (either standard or user-defined)in the form of $\tt X\#(t_1,\ldots,t_n)$

```
Typle2#(int, Bool)  //pair of items, an int and a Bool
List#(Bool)  //list of booleans
Vector#(n, int)  //vector of n integers
Bit#(16)  //16-bit wide bit-vector
Int#(29)  //signed integer, 29 bits wide
Vector#(16, List#(Int#(29)))  //vector of 16 Lists of 29 bits wide signed integers
```

Code snippet 4 Parametrized types

In snippet 5 it is possible to observe that parametrized types utilize **polymorphism**, making code way more reusable.

It is worth mentioning also the type **Action** that denotes any expression that acts on the *state* of the circuit, fundamental in order to produce useful hardware.

3.1.4 Rules

Rules specity the internal behavior of modules. A rule may have a guard (boolean expression) that indicates when the rule can execute (fire), and a body, of type Action, that describes what the rule does.

```
module mkCounter(Empty);
Reg#(Bit#(8)) value <- mkReg(0);

rule increment (value >= 0); //guard
value <= value + 1; //body
endrule
endmodule</pre>
```

Code snippet 5 Autoincrementing couter with a single rule

The body of a rule can contain, with an ad-hoc semantic, the basic constructs typical of software programming languages such as if-else, switch, loop etc.

3.1.5 Dynamic semantic

The simplest way to understand the dynamic semantic of BSV is thinking that, at each step, the system picks any *one* enabled rule and fires it.

Since only one rule is executed at each step, we have only to look at each rule in **isolation**, without worrying about the interactions with other rules simultaneously. Each rule can be viewed as an **atomic state transition**.

The BSC compiler maps BSV into efficient parallel clocked synchronous hardware. In particular, the mapping allows multiple rules to be executed at each clock cycle. The compiler is able do to this by producing a **role-control circuit** which takes all the enabled conditions and possible data outputs (actions) and feeds them into a **scheduler** circuit. It is the scheduler duty, at each clock cycle, to select a subset of conflict-free rules to fire.

4 Processor designs

References

- [1] Bluespec Compiler. URL: https://github.com/B-Lang-org/bsc.
- [2] Andrew Waterman et al. "The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA". In: May 2011. URL: https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf.
- [3] David Patterson and Krste Asanovic. *Instruction Sets Should Be Free: The Case For RISC-V.* Aug. 2014. URL: http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf.
- [4] Bluespec Inc. Bluespec(TM) System Verilog Reference Guide. 2008. URL: http://csg.csail.mit.edu/6.S078/6_S078_2012_www/resources/reference-guide.pdf.