

#### Lecture #8

#### **MIPS**

Part II: More Instructions





#### Lecture #8: MIPS Part 2: More Instructions

- 1. Memory Organisation (General)
  - 1.1 Memory: Transfer Unit
  - 1.2 Memory: Word Alignment
- 2. MIPS Memory Instructions
  - 2.1 Memory Instruction: Load Word
  - 2.2 Memory Instruction: Store Word
  - 2.3 Load and Store Instructions
  - 2.4 Memory Instruction: Others
  - 2.5 Example: Array
  - 2.6 Common Questions



2.7 Example: Swapping Elements

#### Lecture #8: MIPS Part 2: More Instructions

#### 3. Making Decisions

- 3.1 Conditional Branch: beq and bne
- 3.2 Unconditional Jump: j
- 3.3 IF statement
- 3.4 Exercise #1: IF statement

#### 4. Loops

- 4.1 Exercise #2: FOR loop
- 4.2 Inequalities
- 5. Array and Loop
- 6. Exercises



# 1. Memory Organisation (General)

- The main memory can be viewed as a large, single-dimension array of memory locations.
- Each location of the memory has an address, which is an index into the array.
  - Given a k-bit address, the address space is of size  $2^k$ .
- The memory map on the right contains one byte (8 bits) in every location/address.
  - This is called byte addressing

Addres	s Content
0	8 bits
1	8 bits
2	8 bits
3	8 bits
4	8 bits
5	8 bits
6	8 bits
7	8 bits
8	8 bits
9	8 bits
10	8 bits
11	8 bits





# 1.1 Memory: Transfer Unit

- Using distinct memory address, we can access:
  - a single byte (byte addressable) or
  - a single word (word addressable)

#### Word is:

- Usually 2<sup>n</sup> bytes
- The common unit of transfer between processor and memory
- Also commonly coincide with the register size, the integer size and instruction size in most architectures




### 1.2 Memory: Word Alignment

#### Word alignment:

Words are aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word.

Example: If a word consists of 4 bytes, then:





### 2. MIPS Memory Instructions

- MIPS is a load-store register architecture
  - 32 registers, each 32-bit (4-byte) long
  - Each word contains 32 bits (4 bytes)
  - Memory addresses are 32-bit long


#### NOTE:

Magic number is 32

Name	Examples	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0- \$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast processor storage for data. In MIPS, data must be in registers to perform arithmetic.
2 <sup>30</sup> memory words	Mem[0], Mem[4],, Mem[4294967292]	Accessed only by data transfer instructions.  MIPS uses byte addresses, so consecutive words differ by 4.  Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

### 2.1 Memory Instruction: Load Word

Example: lw \$t0, 4(\$s0)




- Steps:
  - 1. Memory Address = \$s0 + 4 = 8000 + 4 = 8004
  - 2. Memory word at Mem[8004] is loaded into \$t0



# 2.2 Memory Instruction: Store Word

Example: sw \$t0, 12(\$s0)



- Steps:
  - 1. Memory Address = \$\$0 + 12 = 8000 + 12 = 8012
  - 2. Content of \$t0 is stored into word at Mem [8012]



#### 2.3 Load and Store Instructions

- Only load and store instructions can access data in memory.
- Example: Each array element occupies a word.

C Code	MIPS Code
A[7] = h + A[10]; to = A[10];	<pre>lw \$t0, 40(\$s3) add \$t0, \$s2, \$t0</pre>
t0 = h + t0; $A[7] = t0;$	sw \$t0, 28(\$s3)

- Each array element occupies a word (4 bytes).
- \$s3 contains the base address (address of first element, A[0]) of array A. Variable h is mapped to \$s2.
- Remember arithmetic operands (for add) are registers, not memory!

# 2.4 Memory Instructions: Others (1/2)

- Other than load word (1w) and store word (sw), there are other variants, example:
  - load byte (1b)
  - store byte (sb)
- Similar in format:

```
lb $t1, 12($s3)
sb $t2, 13($s3)
```

- Similar in working except that one byte, instead of one word, is loaded or stored
  - Note that the offset no longer needs to be a multiple of 4




# 2.4 Memory Instructions: Others (2/2)

- MIPS disallows loading/storing unaligned word using lw/sw:
  - Pseudo-Instructions unaligned load word (ulw) and unaligned store word (usw) are provided for this purpose
    NOTE:
- Other memory instructions: ulw/usw can be translated to sequence of lb/sb + other operations
  - 1h and sh: load halfword and store halfword
  - lwl, lwr, swl, swr: load word left / right, store word left / right.
  - etc...



### 2.5 Example: Array (assume 4 bytes per element)





#### 2.6 Common Questions: Address vs Value

# Key concept: Registers do NOT have types

- A register can hold any 32-bit number:
  - The number has <u>no implicit data type</u> and is interpreted <u>according to the instruction that uses it</u>
- Examples:
  - add \$t2, \$t1, \$t0
    - → \$t0 and \$t1 should contain data values
  - lw \$t2, 0(\$t0)
    - → \$t0 should contain a memory address



#### 2.6 Common Questions: Byte vs Word

#### **Important:**

Consecutive word addresses in machines with byte-addressing do not differ by 1

- Common error:
  - Assume that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes
- For both 1w and sw:
  - The sum of base address and offset must be a multiple of 4 (i.e. to adhere to word boundary)



# 2.7 Example: Swapping Elements

```
C Statement to translate

swap( int v[], int k )
{
   int temp;
   temp = v[k]
   v[k] = v[k+1];
   v[k+1] = temp;
}
```

```
swap:

sll $2, $5, 2

add $2, $4, $2

lw $15, 0($2)

lw $16, 4($2)

sw $16, 0($2)

sw $15, 4($2)
```

```
Variables Mapping

k → $5

Base address of v[] → $4

temp → $15
```

Example: k = 3; to swap v[3] with v[4]. Assume base address of v is 2000.

```
$5 (k) ← 3
$4 (base addr. of v) ← 2000
```

```
$2 \leftarrow 12
$2 \leftarrow 2012
$15 \leftarrow content of mem. addr. 2012 (v[3])
$16 \leftarrow content of mem. addr. 2016 (v[4])
content of mem. addr. 2012 (v[3]) \leftarrow $16
content of mem. addr. 2016 (v[4]) \leftarrow $15
```



Note: This is simplified and may not be a direct translation of the C code.

# Reading

- Instructions: Language of the Computer
  - Read up COD Chapter 2, pages 52-57. (3<sup>rd</sup> edition)
  - Read up COD Section 2.3 (4<sup>th</sup> edition)





# 3. Making Decisions (1/2)

- We cover only sequential execution so far:
  - Instruction is executed in program order
- To perform general computing tasks, we need to:
  - Make decisions
  - Perform iterations (in later section)
- Decisions making in high-level language:
  - if and goto statements
  - MIPS decision making instructions are similar to if statement with a goto
    - goto is discouraged in high-level languages but necessary in assembly ©



# 3. Making Decisions (2/2)

- Decision-making instructions
  - Alter the control flow of the program
  - Change the next instruction to be executed
- Two types of decision-making statements in MIPS
  - Conditional (branch) bne \$t0, \$t1, label beq \$t0, \$t1, label
  - Unconditional (jump)j label

NOTE:

**Selection:** branch/jump down **Repetition:** branch/jump up

In both cases, it's a "goto" operation.

- A label is an "anchor" in the assembly code to indicate point of interest, usually as branch target
  - Labels are NOT instructions!

### 3.1 Conditional Branch: beq and bne

- Processor follows the branch only when the condition is satisfied (true)
- beq \$r1, \$r2, L1
  - Go to statement labeled L1 if the value in register \$r1 equals the value in register \$r2
  - beq is "branch if equal"
  - C code: if (a == b) goto L1
- bne \$r1, \$r2, L1
  - Go to statement labeled L1 if the value in register \$r1 does not equal the value in register \$r2
  - bne is "branch if not equal"
  - C code: if (a != b) goto L1



# 3.2 Unconditional Jump: j

- Processor always follows the branch
- j L1
  - Jump to label L1 unconditionally
  - C code: goto L1
- Technically equivalent to such statement

```
beq $s0, $s0, L1
```

#### NOTE:


The general technique of compiling from C to MIPS with selection/repetition is to first remove the construct and replace it with either one of these:

```
if (x == y) goto L; // this is beq if (x != y) goto L; // this is bne
```

Some tricks can be used (e.g., inversion) to generate fewer lines of codes.



# 3.3 IF statement (1/2)



- Two equivalent translations:
  - The one on the right is more efficient



Common technique: Invert the condition for shorter code


# 3.3 IF statement (2/2)

C Statement to translate	Variables Mapping
<pre>if (i == j)     f = g + h; else     f = g - h;</pre>	f → \$s0 g → \$s1 h → \$s2 i → \$s3 j → \$s4

```
bne $s3, $s4, Else
add $s0, $s1, $s2
j Exit

Else: sub $s0, $s1, $s2
Exit:
```

Question: Rewrite with beq?





#### 3.4 Exercise #1: IF statement

MIPS code to translate into C	Variables Mapping
<pre>beq \$s1, \$s2, Exit    add \$s0, \$zero, \$zero Exit:</pre>	f → \$s0 i → \$s1 j → \$s2

What is the corresponding high-level statement?

```
if (i != j) {
   f = 0;
}
```

#### NOTE:

Remember the inversion? Also works in "reverse" (or decompilation) process. beq becomes if (i != j).




### 4. Loops (1/2)

C while-loop:

Rewritten with goto

```
while (j == k)
i = i + 1;
```



#### **Key concept:**

Any form of loop can be written in assembly with the help of conditional branches and jumps.



### 4. Loops (2/2)

C Statement to translate	Variables Mapping
<pre>Loop: if (j != k)</pre>	i → \$s3 j → \$s4 k → \$s5  NOTE: This shows the process clearly: 1. Convert from while to if() goto 2. Convert from there to MIPS

What is the corresponding MIPS code?

```
Loop: bne $s4, $s5, Exit # if (j!= k) Exit
    addi $s3, $s3, 1
    j Loop # repeat loop

Exit:
```



### 4.1 Exercise #2: FOR loop

Write the following loop statement in MIPS

C Statement to translate	Variables Mapping
for ( i=0; i<10; i++)	i → \$s0
a = a + 5;	a → \$s2

```
add $s0, $zero, $zero
addi $s1, $zero, 10

Loop: beq $s0, $s1, Exit
addi $s2, $s2, 5
addi $s0, $s0, 1
j Loop

Exit:
```

#### NOTE:

Alternatively, if you know how to compile while-loop, then you can translate the forloop into:

```
i = 0;
while (i < 10) {
   a = a + 5;
   i++;
}</pre>
```



# 4.2 Inequalities (1/2)


- We have beq and bne, what about branch-if-less-than?
  - There is no real blt instruction in MIPS
- Use slt (set on less than) or slti.

```
slt $t0, $s1, $s2
```

#### NOTE:

If we use the "ternary operator" discussed in tutorial, then:

```
$t0 = ($s1 < $s2) ? 1 : 0;
```





### 4.2 Inequalities (1/2)

To build a "blt \$s1, \$s2, L" instruction:

```
slt $t0, $s1, $s2
bne $t0, $zero, L == [if ($s1 < $s2)
goto L;
```

- This is another example of pseudo-instruction:
  - Assembler translates (blt) instruction in an assembly program into the equivalent MIPS (two) instructions



### Reading

- Instructions: Language of the Computer
  - Section 2.6 Instructions for Making Decisions. (3<sup>rd</sup> edition)
  - Section 2.7 Instructions for Making Decisions. (4<sup>th</sup> edition)

#### NOTE:

```
If we know how to compile:
```

```
if (a < b) ...
```

Then we can compile:

```
if (a < b) \rightarrow if (b < a)
if (a >= b) \rightarrow if (!(a < b))
if (a <= b) \rightarrow if (b >= a) \rightarrow if (!(b < a))
```


So, with an addition of slt, we can do any other kind of inequalities.





### 5. Array and Loop

Typical example of accessing array elements in a loop:





# 5. Array and Loop: Question

#### Count the number of zeros in an Array A

- A is word array with 40 elements
- Address of A[] → \$t0, Result → \$t8

#### Simple C Code

```
result = 0;
i = 0;
while ( i < 40 ) {
   if ( A[i] == 0 )
      result++;
   i++;
}</pre>
```

#### Think about:

- How to perform the right comparison
- How to translate A[i] correctly



### 5. Array and Loop: Version 1.0

```
Address of A[] → $t0
Result > $t8
                                      Comments
i → $t1
      addi $t8, $zero, 0
      addi $t1, $zero, 0
      addi $t2, $zero, 40
                              # end point
loop: bge $t1, $t2, end
                              # i * 4
      sll $t3, $t1, 2
                              # $t4 ← &A[i]
      add $t4, $t0, $t3
      lw $t5, 0($t4)
                              # $t5 ← A[i]
      bne $t5, $zero, skip
      addi $t8, $t8, 1
                              # result++
                              # i++
skip: addi $t1, $t1, 1
      j loop
end:
```

### 5. Array and Loop: Version 2.0

```
Address of A[] → $t0
Result → $t8
                                           Comments
&A[i] → $t1
                                  NOTE:
       addi $t8, $zero, 0
                                  Consider the code using pointer arith:
       addi $t1, $t0, 0
                                  result = 0;
       addi $t2, $t0, 160
                                  ptr = A;
loop: bge $t1, $t2, end
                                  end = &A[40];
       lw $t3, 0($t1)
                                  while ( ptr < end ) {</pre>
                                      if ( *ptr == 0 )
       bne $t3, $zero, skip
                                         result++;
       addi $t8, $t8, 1
                                     ptr++;
skip: addi $t1, $t1, 4
                                  }
       j loop
end:
                                  on the left.
```

The resulting MIPS looks like the code



■Use of "pointers" can produce more efficient code!

### 6.1 Exercise #3: Simple Loop

Given the following MIPS code:

```
addi $t1, $zero, 10
       add $t1, $t1, $t1
       addi $t2, $zero, 10
Loop: addi $t2, $t2, 10
       addi $t1, $t1, -1
      beq $t1, $zero, Loop
```

#### NOTE:

You may want to "decompile" into C so that you can reason in C rather than in MIPS.

Alternatively, you may just "trace" but it may take longer time.

So try to get familiar with a few "compilation" pattern for a few C construct (e.g., while, do-while, for, if, if-else, switch-case, etc).

- How many instructions are executed? Answer: (a)

- (a) 6 (b) 30 (c) 33 (d) 36 (e) None of the above
- ii. What is the final value in \$t2?Answer: (b)

- (a) 10 (b) 20 (c) 300 (d) 310 (e) None of the above



### 6.2 Exercise #4: Simple Loop II

Given the following MIPS code:

```
add $t0, $zero, $zero
add $t1, $t0, $t0
addi $t2, $t1, 4

Again: add $t1, $t1, $t0
addi $t0, $t0, 1
bne $t2, $t0, Again
```

- i. How many instructions are executed? Answer: (c) (a) 6 (b) 12 (c) 15 (d) 18 (e) None of the above
- ii. What is the final value in \$t1? Answer: (c)
  (a) 0 (b) 4 (c) 6 (d) 10 (e) None of the above



# 6.3 Exercise #5: Simple Loop III (1/2)

Given the following MIPS code accessing a word array of elements in memory with the starting address in \$t0.

```
addi $t1, $t0, 10
       add $t2, $zero, $zero
Loop: ulw $t3, 0($t1) # ulw: unaligned lw
      add $t2, $t2, $t3
       addi $t1, $t1, -1
      bne $t1, $t0, Loop
```

- How many times is the **bne** instruction executed?

- (a) 1 (b) 3 (c) 9 (d) 10 (e) 11 **Answer: (d)**
- ii. How many times does the **bne** instruction actually branch to the label Loop?



- (a) 1 (b) 8 (c) 9 (d) 10 (e) 11 **Answer: (c)**

# 6.3 Exercise #5: Simple Loop III (2/2)

Given the following MIPS code accessing a word array of elements in memory with the starting address in \$t0.

```
addi $t1, $t0, 10
       add $t2, $zero, $zero
Loop: ulw $t3, 0($t1) # ulw: unaligned lw
      add $t2, $t2, $t3
       addi $t1, $t1, -1
      bne $t1, $t0, Loop
```

- iii. How many instructions are executed?

- (a) 6 (b) 12 (c) 41 (d) 42 (e) 46 **Answer: (d)**
- iv. How many unique bytes of data are read from the memory?



- (a) 4 (b) 10 (c) 11 (d) 13 (e) 40 **Answer: (d)**

# Summary: Focus of CS2100

- Basic MIPS programming
  - Arithmetic: among registers only
  - Handling of large constants
  - Memory accesses: load/store
  - Control flow: branch and jump
  - Accessing array elements
  - System calls (covered in labs)
- Things we are not going to cover
  - Support for procedures
  - Linkers, loaders, memory layout
  - Stacks, frames, recursion
  - Interrupts and exceptions



# **End of File**






OPCODE

#### IPS Reference Data



CORE INSTRUCTION SET OPCODE					
		FOR-			FUNCT
NAME, MNEMO	add	MAT R		(1)	(Hex) 0 / 20 <sub>bex</sub>
Add			R[rd] = R[rs] + R[rt]	, ,	
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 2 I <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm if(R[rs] == R[rt])	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	$PC=R[r_S]$		0 / 08 <sub>hex</sub>
Load Byte Unsigned	1 bu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	1 hu	1	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{ m hex}$
Load Upper Imm.	lui	1	$R[rt] = \{imm, 16'b0\}$		f <sub>hex</sub>
Load Word	l w	I	R[rt] = M[R[rs]+SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0/27 <sub>hex</sub>
Or	OT	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori		R[rt] = R[rs]   ZeroExtImm	(3)	d <sub>hex</sub>
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	, ,	0/2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)?		a <sub>hex</sub>
Set Less Than Imm.	sltiu	I	R[rt] = (R[rs] < SignExtImm)		b <sub>hex</sub>
Unsigned			?1:0	(2,6)	
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	$38_{\mathrm{hex}}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
			se overflow exception		
			mm = { 16{immediate[15]}, imm	ediate }	
(3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate[15]}			ediate, 2	?'ьо }	
(5) JumpAddr = { PC+4[31:28], address, 2'b			00 }		
			s considered unsigned numbers (v		
BASIC INSTRUCT			est&set pair; R[rt] = 1 if pair atom	E,UIII	ioi atomic

#### BASIC INSTRUCTION FORMATS



			•	FMT/FT
	1	FOR-		/ FUNCT
NAME, MNEMO		MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///la
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FPAdd Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	rĸ	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	cx.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	cx.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//y
Double	CX.d*	rĸ	{F[ft],F[ft+l]})?1:0	11/11//y
			==, <, or <=) ( y is 32, 3c, or 3e)	
	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FP	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} *$	11/11//2
Double	MGI .G	110	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\}$	11/11//1
Double	Sub.u	I IC	{ F[ft],F[ft+1] }	
Load FPSingle	lwcl	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double	Idel	1	F[rt+1]=M[R[rs]+SignExtImm+4]	33///
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0///3
Store FP Single	swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP			M[R[rs]+SignExtImm] = F[rt]; (2)	24/ / /
Double	sdcl	1	M[R[rs]+SignExtImm+4] = F[rt+1]	3d//

#### FLOATING-POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET


FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	2
	31 26	25 21	20 16	15		0

#### PSELIDOINSTRUCTION SET

O.	EUDOINSTRUCTION SET		
	NAME	MNEMONIC	OPERATION
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
	Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
	Load Immediate	1i	R[rd] = immediate
	Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

DIED MA	AVIE, NUME	DER, USE, CALL CONVE	
NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes






OPCODE

#### MIPS Reference Data



CORE INSTRUCTI	ON SE				OPCODE
NAME ARIENO	NIC	FOR-			/ FUNCT
NAME, MNEMO		MAT R	( )	(1)	(Hex) 0 / 20 <sub>bex</sub>
Add	add		R[rd] = R[rs] + R[rt]	, ,	
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 2 l <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=Jump Addr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	1bu	I	R[rt]={24'b0,M[R[rs] +SignExtlmm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	1 hu	1	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	ī	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui	1	R[rt] = {imm, 16'b0}	,	f <sub>hex</sub>
Load Word	l w	I	R[rt] = M[R[rs]+SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0/27 <sub>hex</sub>
Or	01	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	, ,	0/2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$	(-)	0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
			M[R[rs]+SignExtImm](7:0) =		
Store Byte	sb	I	R[rt](7:0) M[R[rs]+SignExtImm] = R[rt];	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	R[rt] = (atomic) ? 1 : 0	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{hex}$
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$
			se overflow exception	г.	,
			mm = { 16{immediate[15]}, imm  mm = { 16{1b'0}, immediate }	ediate	}
			$ddr = \{ 14 \{ immediate[15] \}, immediate[15] \}$	ediate,	2'b0 }
	(5) Jur	npAd	dr = { PC+4[31:28], address, 2'b	00 }	
			s considered unsigned numbers (v est&set pair; R[rt] = 1 if pair atom		
BASIC INSTRUCT				K, UII	not atomic

BASIC IN	CTDUICTIO	ON FORMATS



			J	/ FMT /FT
	FC	DR-		/ FUNCT
NAME, MNEMONI		ΑT	OPERATION	(Hex)
Branch On FP True bo		FΙ	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False bo	of F	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide d:	iv I	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///la
Divide Unsigned di	vu I	R	Lo= $R[rs]/R[rt]$ ; Hi= $R[rs]$ % $R[rt]$ (6)	0///lb
FPAdd Single add	d.s F	R	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	d.d F	R	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	1.d F	K	{F[ft],F[ft+1]}	11/11//0
FP Compare Single cx	.s* F	R	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	.d* F	R	$FPcond = ({F[fs], F[fs+1]}) op$	11/11//y
Double			{F[ft],F[ft+1]})? 1:0	11/11//y
			==, <, or <=) ( y is 32, 3c, or 3e)	
	v.s F	R	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	v.d F	R	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single mu	l.s F	R	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	1.d F	R	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} *$	11/11//2
Double			{F[ft],F[ft+1]}	
	b.s F	R	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	b.d F	R	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\}$	11/11//1
Double			{ F[ft],F[ft+1]}	
	rc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	
Load FP	lc 1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double		•	F[rt+1]=M[R[rs]+SignExt[mm+4]	
	hi l	R	R[rd] = Hi	0 ///10
		R	R[rd] = Lo	0 ///12
Move From Control mf	c0 l	R	R[rd] = CR[rs]	10 /0//0
unipi)	ılt	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
	ltu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith. 5	ra l	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single sw	rc1	ł	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	ic1	1	M[R[rs]+SignExtImm] = F[rt]; (2)	3d///
Double	ICT.		M[R[rs]+SignExtImm+4] = F[rt+1]	30,,,

#### FLOATING-POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	2
	31 26	25 21	20 16	15		0

#### PSEUDOINSTRUCTION SET

51	EUDOINSTRUCTION SET		
	NAME	MNEMONIC	OPERATION
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
	Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
	Load Immediate	1i	R[rd] = immediate
	Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS	
NAME NUMBER		USE	A CALL?	
\$zero	0	The Constant Value 0	N.A.	
\$at	1	Assembler Temporary	No	
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No	
\$a0-\$a3	4-7	Arguments	No	
\$t0-\$t7	8-15	Temporaries	No	
\$s0-\$s7	16-23	Saved Temporaries	Yes	
\$t8-\$t9	24-25	Temporaries	No	
\$k0-\$k1	26-27	Reserved for OS Kernel	No	
\$gp	28	Global Pointer	Yes	
\$sp	29	Stack Pointer	Yes	
\$fp	30	Frame Pointer	Yes	
\$ra	31	Return Address	Yes	

