

Dual Row Quad Flat No-Lead Package (DRQFN) Surface Mount Assembly


Introduction

The purpose of this document is to provide surface mount guidelines for the 13 mm x 13 mm, 172-lead Dual Row Quad Flat No-Lead Package (DRQFN) used for Microsemi's Ethernet switch products VSC7511 and VSC7512.

The DRQFN is a near chip-scale package (CSP), plastic-encapsulated with a copper leadframe substrate. This package extends the leadless, single row quad flat no-leads (QFN) package where electrical contact to the printed circuit board (PCB) is made by soldering lands on the bottom surface of the package to the PCB with an additional row of leads on the package. The exposed die attach paddle on the bottom is directly attached to the PCB, efficiently conducting heat and providing a stable ground through downbonds and electrical connections through conductive die attach material.

The following figure shows the package cross-section.

Figure 1. DRQFN Cross-Section



For optimum thermal, electrical, and board-level performance, special design considerations are required for proper PCB design and package mounting. For enhanced thermal, electrical, and board-level performance, the exposed pad on the package needs to be soldered to the PCB using a corresponding thermal pad on the PCB. Furthermore, for proper heat conduction through the PCB, thermal vias need to be incorporated in the thermal pad design. The PCB footprint design needs to be considered from dimensional tolerance due to package, PCB, and assembly.

Table of Contents

Intr	oducti	on	1			
1.	PCB Design					
	1.1.	PCB Land Pattern				
	1.2.	Inner Lands Routing				
	1.3.	Center Exposed Pad				
	1.4.	Thermal Vias				
2.	Surface Mount Guidelines					
	2.1.	Stencil Design	7			
	2.2.	Reflow Profile	8			
	2.3.	Post Reflow Inspection	8			
	2.4.	Rework Procedure	10			
3.	Revision History					
The	Micro	ochip Website	12			
Pro	duct C	Change Notification Service	12			
Cu	stomer	r Support	12			
Mic	rochip	Devices Code Protection Feature	12			
Legal Notice						
Tra	demar	rks	13			
Qu	ality M	anagement System	14			
W۲	rldwid	e Sales and Service	15			

1. PCB Design

The following section includes detailed PCB land pattern information, recommended escape routing, and center exposed pad layout guidelines. Stencil design information and the package rework procure are described in Surface Mount Guidelines, page 7.

Note:

The reference board design VSC5634EV (Ocelot Unmanaged Reference Design) does not use this recommended footprint, as it was not available when the reference board was designed.

1.1 PCB Land Pattern


The DRQFN has two rows of lands. The package lands are 0.2 mm x 0.3 mm. The pitch of the lands is 0.5 mm, and is the same dimension in both the X and Y directions.

The PCB lands are 0.25 mm x 0.45 mm. The dimensions are larger than the package land, and allow for adequate solder fillet to be formed on the edges of the leads, which is necessary for better solder joint reliability.

There are two basic types of PCB land pads: non-solder mask defined (NSMD) and solder mask defined (SMD). NSMD pads are recommended because of the tighter dimensional controls of the copper etching process than the solder masking process. NSMD pads also improve solder joint reliability because solder wraps around the side of the metal pads. The clearance of the solder mask opening and PCB lands is 50 µm.

The following illustration shows the land dimensions.

Figure 1-1. Land Dimensions




1.2 Inner Lands Routing

The land pitch of these packages is 0.5 mm. It is not possible to route between lands without using advanced PCB design rules.

A fan out/fan in approach can be used for the outer and inner lands using standard PCB design rules.

The following illustration shows the inner and outer land routing on the PCB.

Figure 1-2. Escape Routing



The outer lands are directly routed out on the top PCB layer. The inner row lands are routed through vias to inner layers of the PCB. The vias are staggered between the inner lands and exposed pad. Do not align the vias- this will break up the inner layer of the PCB.


1.3 Center Exposed Pad

The center exposed pad metal should be 7.5 mm x 7.5 mm. For maximum heat dissipation, the solder mask should not be on the exposed pad.

It is recommended that the thermal pad on the exposed pad be NSMD to allow a solder fillet to form on the exposed pad edges and improve solder joint reliability. The solder mask opening of the exposed pad is 7.63 mm x 7.63 mm.

The dimensions of the inner and outer lands and the exposed paddle of the PCB are shown in the following illustration.

Figure 1-3. PCB Land Pattern




1.4 Thermal Vias

In order to take full advantage of the DRQFN thermal performance, thermal vias are needed to provide a thermal path from the die to the inner/bottom layers of the PCB. Thermal vias should be 0.254 mm in diameter and spaced at 1 mm pitch. The recommended via plating is 1 oz copper in order to maximize the thermal conduction path through the PCB.

It is recommended that the thermal via be through-hole vias. The thermal via layout in the following illustration has 24 through-hole vias arranged in two rows/columns.

Figure 1-4. Thermal Vias Placed on Center Exposed Pad



More vias can be added if design rules allow. Care must be taken so that the stencil opening does not overlap with the through-hole vias. If tenting is required, then it's recommended for this to be on the top side of the PCB.

2. Surface Mount Guidelines

A reliable surface mount of the DRQFN depends on an optimal stencil design and paste printing. Care must be taken to form reliable solder joints on the outer leads and inner lands, as well as to minimize voids on the large exposed pad.


2.1 Stencil Design

The stencil apertures for the inner and outer lands have a 1:1 ratio to the PCB lands. The apertures have rounded corners to minimize clogging. The center paddle aperture has five round openings, which are 1.7 mm in diameter. The solder paste coverage on the center paddle is low (15–25%), which reduces the floating effects of the perimeter lands.

The stencil should be laser-cut and electro-polished to facilitate paste release. The stencil aperture tolerance should be tightly controlled due to the small pitch. There should be a positive taper with a bottom stencil opening that is larger than the top. The recommended stencil thickness is $125 \mu m$ (5 mils) to ensure a sufficient standoff height (>50 μm) for good solder joint reliability.

Lead-free solder paste (Sn/Ag/Cu—"no clean," type 3 or type 4) is recommended. Careful process development is recommended because surface mount processes vary across companies.

Figure 2-1. Stencil Design




2.2 Reflow Profile

Reflow profile and peak temperatures have a strong influence on the void formation after SMT. The solder paste supplier's recommended reflow profile should be followed because it is specific to the flux formulation contained with the solder paste. Use a forced convection reflow oven with temperature uniformity of less than ±5 °C.

The following illustration shows a typical reflow profile using Sn/Ag/Cu solder paste.

Figure 2-2. Typical Reflow Profile Using Sn/Ag/Cu Solder Paste


Recommended Reflow Profile for Lead-free Solder Paste or PPF lead frame



2.3 Post Reflow Inspection

Post reflow inspection consists of x-ray sampling and side view visual inspection. Transmission x-rays show the voids under the exposed paddle and any evidence of lead shorts or package misalignment. The following illustration shows an acceptable x-ray image of the DRQFN.

Figure 2-3. Transmission X-Ray





The inner and outer lands have minimal voids. The inner lands and exposed paddle can only be inspected by x-ray. The outer lands can be inspected by x-ray and visual inspection.

The voids spread around the paddle area are unavoidable due to the large exposed pad area, but they do not result in any thermal or electrical performance degradation. Any singular large void should be avoided because it indicates insufficient solder and/or SMT issues (pick and place force, outgassing, clogged stencil).

The following illustration shows a side view visual inspection of the outside solder joints with a solder fillet.

Figure 2-4. Outside Solder Joint (side view)





2.4 Rework Procedure

Any retouching of solder joint is limited to the outside lands. For defects at the inner lands and the exposed paddle, the whole package needs to be removed and reworked, as outlined in the following steps. Prior to any rework, the PCB should be baked for at least 4 hours at 125 °C to remove any moisture.

2.4.1 Package Removal

Remove the package from the PCB by reflowing the solder joints. The reflow profile can be the same one that was used to attach the package, but the time above the liquidus can be reduced as long as the reflow is complete. In the removal process, it's recommended that the board be heated from the bottom side using convective heaters and that hot air be used on the top side. Special nozzles should be used to direct the heat to the removal package. Heating of adjacent components on the PCB should be minimized. Excessive airflow should also be minimized because it will cause the package to skew.

Once the solder joints have reflowed, the package can be removed.

2.4.2 Site Redress

After the component has been removed, the site needs to be cleaned properly. A combination of a blade-style conductive tool and desoldering braid can be used to remove the residual solder. Blade width should match maximum package footprint width and the blade temperature should be low enough to not cause any PCB damage. Once the residual solder is removed, the PCB lands should be cleaned with a solvent. The solvent is usually specific to the type of paste used in the original assembly and the solder paste manufacturer's recommendations should be followed.

2.4.3 Solder Paste Application

A miniature stencil specific to the package footprint is used for the solder paste printing. The stencil aperture should be aligned with the lands under 50x–100x magnification. The stencil is lowered onto the PCB and the paste is deposited with a small squeegee blade. Alternatively, the mini stencil can print paste directly on the package lands.

2.4.4 Package Placement

Package placement on the PCB is performed using a split-beam optical system to align the package. The alignment should be done at 50x–100x magnification. The alignment machine should allow fine adjustment in the x, y, and rotational axes.

2.4.5 Package Reflow

The reflow profile used for the original attachment should be used for the reworked package.

3. Revision History

Revision	Date	Description
Rev A	December 2020	The following is the summary of changes in this revision of the document:
		The document was migrated to MCHP template.
		 The document number has been changed to DS00003773A from VPPD-04308.
		 The application note number has been changed to AN3773 from AN1193.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features
 of the Microchip devices. We believe that these methods require using the Microchip products in a manner
 outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code
 protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7337-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
)allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen	161. 04-20-3440-2100	Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
Eax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380	Tel. 00-730-3210040		Poland - Warsaw
os Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			
			Spain - Madrid Tel: 34-91-708-08-90
el: 951-273-7800			
Raleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Геl: 905-695-1980			
ax: 905-695-2078			