# NT-AN1237-4.2 Application Note 10G-KR Software API Guide

Released September 2017





# **Contents**

1 Revision History	1
2 Introduction	2
2 Introduction	2
3 Backplane SW-API	3
3.1 Configure the port speed and Serdes mode	
3.2 Auto-Negotiation and Training Configuration	
3.3 Getting Auto-Negotiation and Ttraining Results	
4 Backplane SW-Application	6
4.1 Example Application	6
5 JR2-24 Reference Board Demo Application	7
5.1 10G-KR Configuration	
5.2 10G-KR Status	7
5.3 10G-KR Polling	7
5.4 10G-KR API Trace	8
5.5 10G-KR Register Dump	



# **Tables**

Table 1 • vtss_rc vtss_port_10g_kr_status_get	4
Table 2 • vtss port 10g kr status train t	
Table 3 • vtss port 10g kr status fec t	5



# **Figures**

Figure 1 • Application......6



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## **Revision 1.0**

Revision 1.0 was published in September 2017. It was the first publication of this document.



# 2 Introduction

This document describes the software API usages for the Ethernet backplane functionality. The backplane functionality consists of:

- 802.3ap Clause 72 Link Training
- 802.3ap Clause 73 Auto negotiation
- 10GBase-KR FEC

The Auto negotiation function allows the link partners to negotiate the modes of operation—speed and FEC mode. This process is performed using the Differential Manchester Coding (DME) pages.

For JR2 Rev-C, only 10GBase-KR speed is supported and advertised.

Link training is performed as part of the aneg process. The aim is to establish optimal transmitter equalization settings for both Local Device (LD) and Link Partner (LP). The training state machine is implemented in hardware and does not require software intervention. The results are mapped to the output buffer settings automatically.

FEC capabilities are advertised for the 10Gbase-KR interface-FEC ability and FEC enable request. FEC is enabled on the link only if both the link partners advertise that they have FEC ability and at least one of them requests to enable FEC. The enable/disable operation is performed during a status-get call from the application based upon the aneg results.

The optimal receiver settings need to be chosen based on the media and it is applied when the port is configured. The port serdes configuration offers few different offsets, including, VTSS\_SD10G\_MEDIA\_10G\_KR.

The software API supports the configuration of the above and status-get function. The status-get function must be integrated into a thread and polled, for example, at 100 ms interval.

#### 2.1 Audience

This document is for software and/or application developers who need to use or implement the Backplane SW-API in their application.



# 3 Backplane SW-API

The following sections discusses the backplane software API.

## 3.1 Configure the port speed and Serdes mode

The following is a configuration example of port setup and serdes mode.

```
vtss_port_conf_set
                        (const vtss_inst_t inst,
                         const vtss_port_no_t port_no,
                         const vtss_port_conf_t *const conf);
 typedef struct
 vtss_port_interface_t if_type; /**< Interface type */
 vtss_port_speed_t speed; /**< Port speed */
 vtss_port_serdes_conf_t serdes; /**< Serdes settings (for SFI interface) */
 } vtss_port_conf_t;
When configuring the SFI 10G interface, set the parameters as following:
vtss_port_conf_t ::if_type = VTSS_PORT_INTERFACE_SFI
vtss_port_conf_t ::speed = VTSS_SPEED_10G
vtss port conf t ::serdes. ::media type = vtss sd10g media type t
The vtss_sd10g_media_type_t can be any of the following:
 typedef enum {
 VTSS_SD10G_MEDIA_SR, /**< Short Range > */
 VTSS_SD10G_MEDIA_ZR, /**< ZR with APC hardware algorithm > */
 VTSS_SD10G_MEDIA_DAC, /**< DAC with APC hardware algorithm > */VTSS_SD10G_MEDIA_BP, /**< Backplane > */
 VTSS_SD10G_MEDIA_B2B, /**< Bord to Board > */
 VTSS_SD10G_MEDIA_10G_KR, /**< 10G Base KR > */
 VTSS_SD10G_MEDIA_PR_NONE /**< No preset > */
 vtss_sd10g_media_type_t;
```

This depends on the media interface, but for a backplane the VTSS\_SD10G\_MEDIA\_10G\_KR should be used. This parameter controls the preset of the serdes receiver.



## 3.2 Auto-Negotiation and Training Configuration

The following is a configuration example of auto-negotiation and training.

```
vtss_port_10g_kr_conf_set
                               (const vtss_inst_t inst,
                                const vtss_port_no_t port_no,
                                const vtss_port_10g_kr_conf_t *const conf);
typedef struct {
vtss_port_10g_kr_aneg_t aneg; /**< 10G-KR Aneg apability, 802.3ap Clause 73 */
vtss_port_10g_kr_train_t train; /**< 10G-KR Training parameters, 802.3ap Clause 72 */
} vtss_port_10g_kr_conf_t;
typedef struct {
BOOL enable; /**< 10G KR Autoneg enable */
BOOL adv_10g; /**< Advertise 10G */
BOOL fec_abil; /**< Set FEC ability */
BOOL fec_req; /**< Set FEC request */
} vtss_port_10g_kr_aneg_t;
typedef struct {
BOOL enable; /** < Enable 10G KR training,
BER method used */} vtss_port_10g_kr_train_t;
```

The vtss\_port\_10g\_kr\_conf\_set() function enables and starts auto-negotiation and training. The ability is configured as described. Training can only be enabled or disabled.

## 3.3 Getting Auto-Negotiation and Ttraining Results

The outcome of the auto-negotiation and training is fetched through status-get function. It is necessary to poll this function to keep the aneg and training consistent to monitor if aneg restarts due to link down, or if partner restarts aneg.

```
vtss_rc vtss_port_10g_kr_status_get (const vtss_inst_t inst,
                                           const vtss_port_no_t port_no,
                                           vtss_port_10g_kr_status_t *const status);
typedef struct {
vtss_port_10g_kr_status_aneg_t aneg; /**< Aneg structure */
vtss_port_10g_kr_status_train_t train; /**< Training structure */
vtss_port_10g_kr_status_fec_t fec; /**< FEC structure */}</pre>
vtss_port_10g_kr_status_t;
BOOL complete; /**< Aneg completed successfully */
BOOL active; /**< Aneg is running between LD and LP */
BOOL request_10g; /**< 10G rate is negotiated (needs to be configured) */
BOOL request_1g; /**< 1G rate is negotiated (needs to be configured) */
BOOL request_fec_change; /**< FEC enable is negotiated (needs to be enabled) */
BOOL fec_enable; /**< FEC disable is negotiated (needs to be disabled) */
u32 sm; /**< (debug) Aneg state machine */
BOOL lp_aneg_able; /**< (debug) Link partner aneg ability */
BOOL block_lock; /**< (debug) PCS block lock */
} vtss_port_10g_kr_status_aneg_t;
```

#### Table 1 • vtss\_rc vtss\_port\_10g\_kr\_status\_get

BOOL complete	Specifies that the aneg process finishes successfully and the results can be viewed through the 'request' Booleans.
BOOL active	Specifies that the aneg process is still ongoing.



BOOL request_10g	Specifies that the aneg process results in 10G speed.  If the speed is already 10G, then nothing needs to be done.
BOOL request_1g	Specifies that the aneg process results in 1G speed.  Note that, 1000 Base-KX is not supported in JR2-RevC, that is, this flag should never be set.
BOOL request_fec_change	Specifies that the aneg process results in FEC state change request, enable or disable.
BOOL fec_enable	If the request_fec_change is set, then the FEC state should be enabled ('fec_enable' = 1) or disabled ('fec_enable' = 0).
u32 sm	Specifies the state of the aneg state machine (for debug purposes).
BOOL lp_aneg_able	Specifies the aneg state of the link partners—whether the LP aneg is enabled?
BOOL block_lock	Specifies whether the PCS block locks on this port. False means no link.

```
typedef struct {
BOOL complete; /**< Training completed successfully */
u8 cm_ob_tap_result; /**< The minus 1 coefficient c(-1). Range: -32..31 */
u8 cp_ob_tap_result; /**< The 0 coefficient c(0). Range: -32..31 */
u8 c0_ob_tap_result; /**< The plus 1 coefficient c(1). Range: -32..31 */
} vtss_port_10g_kr_status_train_t;</pre>
```

#### Table 2 • vtss\_port\_10g\_kr\_status\_train\_t

BOOL complete	Specifies that the Training completed successfully.
u8 cm_ob_tap_result;	The minus 1 coefficient c(-1). 7-bit signed. Range: -32–31  Results of the training, for viewing only. This value is automatically transferred to the Serdes SD1 0G65_OB_CFG2_D_FILTER.
u8 cp_ob_tap_result;	The 0 coefficient c(0). 7-bit signed. Range: -32–31.  Results of the training, for viewing only. This value is automatically transferred to the Serdes SD1 0G65_OB_CFG2_D_FILTER.
u8 c0_ob_tap_result;	The plus 1 coefficient c(1). 7-bit signed. Range: -32–31 Results of the training, for viewing only. This value is automatically transferred to the Serdes SD10G65_OB_CFG2_D_FILTER.

```
typedef struct {
BOOL enable; /**< FEC Enabled */
u32 corrected_block_cnt; /**< Corrected block count */
u32 uncorrected_block_cnt; /**< Un-corrected block count */
} vtss_port_10g_kr_status_fec_t;</pre>
```

#### Table 3 • vtss\_port\_10g\_kr\_status\_fec\_t


BOOL enable	Specifies that the FEC is enabled.
u32 corrected_block_cnt;	Specifies the corrected block counts.
u32 uncorrected_block_cnt	Specifies the un-corrected block counts.



# 4 Backplane SW-Application

The application controls the backplane configuration through the API and the following status polling.

Figure 1 • Application



Aneg is restarted during the restart of aneg from the link partner or if the cable is removed/inserted. The aneg process may take up to 500 ms. If the aneg does not complete during this period, then the aneg process is restarted by LD and/or LP. A poll time in every 100 ms should be enough to avoid aneg restarting.

# 4.1 Example Application

After the configuration is completed, the following thread is awoken:

```
static void kr_thread(vtss_addrword_t data)
{
    mesa_port_10g_kr_status_t status;
    mesa_port_10g_kr_conf_t conf;
    mesa_port_no_t port_no;
    u32 port_cnt = mesa_port_cnt(NULL);
    for (;;) {
        VTSS_OS_MSLEEP(misc.kr_thread_ms_poll);
        vtss_flag_wait(&misc.flags, MISC_FLAG_PORT_FLAP, VTSS_FLAG_WAITMODE_OR);
        for (port_no = 0; port_no < port_cnt; port_no++) {
        if ((mesa_port_10g_kr_conf_get(NULL, port_no, &conf) != VTSS_RC_OK) || !conf.aneg.enable)
        {
            continue;
        }
        // 10G KR surveillance
        (void)(mesa_port_10g_kr_status_get(NULL, port_no, &status));
        }
    }
}</pre>
```



# 5 JR2-24 Reference Board Demo Application

10G-KR configuration and status can be performed from the interface mode.

The commands are "debug" commands and they are not saved anywhere.

## 5.1 10G-KR Configuration

For example, debug kr-aneg all starts aneg with everything advertised, starts training, and when finished a thread that polls the API is started.

"debug kr-aneg" shows the current configuration.

```
(config-if)# debug kr-aneg ?
adv-10g Advertise 10g
adv-1g Advertise 1G
all Advertise all
aneg-off Aneg disable
aneg-only Aneg only (no training)
fec-abil Advertise FEC ability
fec-req Request FEC ability
train-only Training only (no aneg)
```

#### 5.2 10G-KR Status

debug kr-status shows the status. Note that the "request" Booleans are cleared after reading.

The FEC is enabled/disabled automatically through a "status" get" call based on the aneg results.

No further actions are needed from the user. Also note that the "poll thread" calls this function to be able to apply aneg results and restart aneg if needed.

```
(config-if)# debug kr-status
Port 25
LP aneg ability :Yes
Aneg active (running) :No
PCS block lock :Yes
Aneg complete :Yes
Enable 10G request :No
Enable 1G request :No
FEC change request :No
Training complete (BER method) :Yes
CM OB tap (7-bit signed) :-3 (125)
CP OB tap (7-bit signed) :-2 (126)
CO OB tap (7-bit signed) :+23 (23)
FEC : Enabled
Corrected block count :0
Un-corrected block count :0
```

The above results show a 10G-KR link in an "Good" state.

# 5.3 10G-KR Polling

The polling thread can be controlled through the following debug command. The thread is also started through the "debug kr-aneg" command.

```
config-if)# debug kr-poll ?
disable Disable polling
enable Enable polling
poll Set poll time
```



The polling can be enabled/disabled and the interval can be configured (default 100 ms)

# 5.4 10G-KR API Trace

Trace is valuable for debugging. Enable trace from the root with the following:

# deb trace module level api\_cil port info



# 5.5 10G-KR Register Dump

Dump KR-Aneg registers:



<pre># deb sym read XGKR1[0] Register 0</pre>	Value	Decimal	31	24 23	16 15	8 7
XGKR1[0]:KR_7X0000:KR_7X0000 0000.0000.0000.0000.0000.0000 XGKR1[0]:KR_7X0001:KR_7X0001	0x00000000 0.0000 0x00000008	0				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:LD_ADV:KR_7X0010		0				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:LD_ADV:KR_7X0011 0000.0000.0000.0000.0000.0000.000	0x00000000	0				
XGKR1[0]:LD_ADV:KR_7X0012 0000.0000.0000.0000.0000.0000.000	0x00000000	0				
XGKR1[0]:LP_BASE_PAGE_0:KR_7X0013 0000.0000.0000.0000.0000.0000.000 XGKR1[0]:LP_BASE_PAGE_1:KR_7X0014	0.0000	0				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:LP_BASE_PAGE_2:KR_7X0015	0.0000 0x0000000	0				
0000.0000.0000.0000.0000.0000.000 XGKR1[0]:LD_NEXT_PAGE:KR_7X0016 0000.0000.0000.0000.0000.0000.000	0x00000000	0				
XGKR1[0]:LD_NEXT_PAGE:KR_7X0017 0000.0000.0000.0000.0000.0000.000	0x0000000 0.0000	0				
XGKR1[0]:LD_NEXT_PAGE:KR_7X0018 0000.0000.0000.0000.0000.0000.000 XGKR1[0]:LP_NEXT_PAGE:KR_7X0019	0x00000000 0.0000 0x00000000	0				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:LP_NEXT_PAGE:KR_7X001A	0x00000000	0				
0000.0000.0000.0000.0000.0000.000 XGKR1[0]:LP_NEXT_PAGE:KR_7X001B 0000.0000.0000.0000.0000.0000.000	0x00000000	0				
XGKR1[0]:KR_7X0030:KR_7X0030 0000.0000.0000.0000.0000.0000.000 XGKR1[0]:AN_CFG0:AN_CFG0	0x0000003 0.0011 0x00000000	3				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:BL_TMR:BL_LSW		54959				
0000.0000.0000.0000.1101.0110.101 XGKR1[0]:BL_TMR:BL_MSW 0000.0000.0000.0000.0000.0000.001	0x00000029	41				
XGKR1[0]:AW_TMR:AW_LSW 0000.0000.0000.0000.1100.0011.110	0x0000c3df 1.1111					
XGKR1[0]:AW_TMR:AW_MSW 0000.0000.0000.0000.0000.0000.000 XGKR1[0]:LFLONG_TMR:LFLONG_LSW	0x00000016 1.0110 0x000000e2	22 226				
0000.0000.0000.0000.0000.0000.111 XGKR1[0]:LFLONG_TMR:LFLONG_MSW	0x0000012d	301				
0000.0000.0000.0000.0000.0001.001 XGKR1[0]:LFSHORT_TMR:LFSHORT_LSW 0000.0000.0000.0000.1010.1111.111	0x0000aff4	45044				
XGKR1[0]:LFSHORT_TMR:LFSHORT_MSW 0000.0000.0000.0000.0000.0000.0000.00	0x0000001b 1.1011					
XGKR1[0]:LP_TMR:LP_LSW 0000.0000.0000.0000.0000.0000 XGKR1[0]:LP_TMR:LP_MSW	0x00000000 0.0000 0x00000000	0				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:TR_TMR:TR_LSW	0x000000e2	226				
0000.0000.0000.0000.0000.0000.111 XGKR1[0]:TR_TMR:TR_MSW 0000.0000.0000.0000.0000.0001.001	0x0000012d	301				
XGKR1[0]:PD_TMR:PD_LSW 0000.0000.0000.0000.0000.111		226				
XGKR1[0]:PD_TMR:PD_MSW 0000.0000.0000.0000.0000.0001.001 XGKR1[0]:KR10G_TMR:KR10G_LSW	0x0000012d 0.1101 0x00001a80	301 6784				
0000.0000.0000.0000.0001.1010.100 XGKR1[0]:KR10G_TMR:KR10G_MSW	0x00000006	6				
0000.0000.0000.0000.0000.0000.0000 XGKR1[0]:KR3G_TMR:KR3G_LSW 0000.0000.0000.0000.0001.1010.100	0x00001a80	6784				
XGKR1[0]:KR3G_TMR:KR3G_MSW 0000.0000.0000.0000.0000.0000.0000.00	0x00000006 0.0110	6				
XGKR1[0]:KR1G_TMR:KR1G_LSW 0000.0000.0000.0000.0001.1010.100 XGKR1[0]:KR1G_TMR:KR1G_MSW	0x00001a80 0.0000 0x00000006	6784 6				
0000.0000.0000.0000.0000.0000.000 XGKR1[0]:AN_HIST:AN_HIST 0000.0000.0000.0000.0000.0000.000	0.0110 0x00000000					



XGKR1[0]:AN\_SM:AN\_SM  $0 \times 000000000$ 0 XGKR1[0]:AN\_STS0:AN\_STS0 0x0000000 n 0000.0000.0000.0000.0000.0000.0000Dump KR-Training registers: # deb sym read XGKR0[0] Value Decimal 31 24 23 16 15 8 Register XGKR0[0]:KR 1X0096:KR 1X0096 0x00000000 0 0x0000000 XGKR0[0]:KR 1X0097:KR 1X0097 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:KR\_1X0098:KR\_1X0098 0x0000000 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:KR 1X0099:KR 1X0099 0x0000000 0 XGKR0[0]:KR\_1X009A:KR\_1X009A 0x000000000 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:KR\_1X009B:KR\_1X009B 0x0000000 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_CFG0:TR\_CFG0 0x0000401b 16411 0000.0000.0000.0000.0100.0000.0001.1011 XGKR0[0]:TR\_CFG1:TR\_CFG1 0x000000000 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_CFG2:TR\_CFG2 0x000007c1 1985 0000.0000.0000.0000.0000.0111.1100.00010x00000034 52 XGKR0[0]:TR\_CFG3:TR\_CFG3 0000.0000.0000.0000.0000.0000.0011 .0100 XGKR0[0]:TR\_CFG4:TR\_CFG4 0x000007d1 2001 0000.0000.0000.0000.0000.0111.1101.0001 XGKR0[0]:TR\_CFG5:TR\_CFG5 0x0000003a 58 0000.0000.0000.0000.0000.0000.0011.1010 0x00000e14 3604 XGKR0[0]:TR\_CFG6:TR\_CFG6 0000.0000.0000.0000.0000.1110.0001.0100 XGKR0[0]:TR\_CFG7:TR\_CFG7 0x00000f80 3968 0000.0000.0000.0000.0000.1111.1000.0000 XGKR0[0]:TR\_CFG8:TR\_CFG8 0x00000055 85 0000.0000.0000.0000.0000.0000.0101.0101 XGKR0[0]:TR\_CFG9:TR\_CFG9  $0 \times 00000014$ 20 0000.0000.0000.0000.0000.0000.0001.0100 XGKR0[0]:TR\_GAIN:TR\_GAIN 0x0000a000 40960 XGKR0[0]:TR\_COEF\_OVRD:TR\_COEF\_OVRD 0x00000000 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_STAT\_OVRD:TR\_STAT\_OVRD 0x00000000 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_OVRD:TR\_OVRD 0x000000000 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_STEP:TR\_STEP 0x000000000 XGKR0[0]:TR\_MTHD:TR\_MTHD 0x00000918 2328 0000.0000.0000.0000.0000.1001.0001.1000 XGKR0[0]:TR\_BER\_THR:TR\_BER\_THR 0x0000000 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR BER OFS:TR BER OFS  $0 \times 000000000$ 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_LUTSEL:TR\_LUTSEL 0x0000000 0 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR BRKMASK:BRKMASK LSW  $0 \times 000000000$ 0  $\tt 0000.0000.0000.0000.0000.0000.0000$ XGKR0[0]:TR\_BRKMASK:BRKMASK\_MSW 0x000000000 0000.0000.0000.0000.0000.0000.0000 0x0000000 0 XGKR0[0]:OBCFG\_ADDR:OBCFG\_ADDR 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:APC\_TMR:APC\_TMR  $0 \times 000000000$ 0 0000.0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:WT\_TMR:WT\_TMR 0x00000a08 2568 0000.0000.0000.0000.0000.1010.0000.1000 XGKR0[0]:MW\_TMR:MW\_TMR\_LSW 0x0000a30a 41738 0000.0000.0000.0000.1010.0011.0000.1010 XGKR0[0]:MW\_TMR:MW\_TMR\_MSW  $0 \times 00000133$ 307 0000.0000.0000.0000.0000.0001.0011 .0011 XGKR0[0]:TR\_STS1:TR\_STS1 0x000000000 0000.0000.0000.0000.0000.0000.0000 XGKR0[0]:TR\_STS2:TR\_STS2 0x0000000 0000.0000.0000.0000.0000.0000.0000



XGKR0[0]:TR_TAPVAL:TR_CMVAL 0x00 0000.0000.0000.0000.0000.0000.0000	000000 0
XGKR0[0]:TR_TAPVAL:TR_COVAL 0x00	000000 0
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_TAPVAL:TR_CPVAL 0x00	000000 0
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_FRAMES_SENT:FRSENT_LSW 0x00	
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_FRAMES_SENT:FRSENT_MSW 0x00	
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_LUT:LUT_LSW 0x00	000000 0
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_LUT:LUT_MSW 0x00	000000 0
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_ERRCNT:TR_ERRCNT 0x00	
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_SM_HIST:HIST_LSW 0x00	
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_SM_HIST:HIST_MSW 0x00	
0000.0000.0000.0000.0000.0000.0000	
XGKR0[0]:TR_REC:TR_CM_LIM_REC 0x00	
0000.0000.0000.0000.0100.0000.0100.0000	
XGKR0[0]:TR_REC:TR_CM_DME_REC 0x00	
0000.0000.0000.0000.0000.0000.0100.0000	
XGKR0[0]:TR_REC:TR_C0_LIM_REC 0x00	
0000.0000.0000.0000.0100.0000.0100.0000 XGKR0[0]:TR_REC:TR_C0_DME_REC 0x00	
0000.0000.0000.0000.0000.0000.0100.0000	
XGKR0[0]:TR_REC:TR_CP_LIM_REC 0x00	
0000.0000.0000.0000.0100.0000.0100.0000	
XGKR0[0]:TR_REC:TR_CP_DME_REC 0x00	
0000.0000.0000.0000.0000.0000.0100.0000	

### Dump XFI control :

#### # deb sym read XGXFI[0]:XFI\_CONTROL

Register	Value
XGXFI[0]:XFI_CONTROL:KR_CONTROL	0x00000000
XGXFI[0]:XFI_CONTROL:XFI_MODE	0x0000016
XGXFI[0]:XFI_CONTROL:XFI_STATUS	0x01000000
XGXFI[0]:XFI_CONTROL:INT_CTRL	0xa8000000
XGXFI[0]:XFI_CONTROL:SSF_HYST_ENA_CTRL	0x00000000
XGXFI[0]:XFI_CONTROL:SSF_HYST_TIMING_CTRL	0x04c40017
XGXFI[0]:XFI_CONTROL:HSS_STICKY	0x000ff000
XGXFI[0]:XFI_CONTROL:HSS_MASK	0x00000000
XGXFI[0]:XFI_CONTROL:HSS_STATUS	$0 \times 00054000$
XGXFT[0]:XFT CONTROL:DATA VALID DETECT CTRL	0x000000000





## Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com www.microsemi.com

© 2019 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

VPPD-04466