


# KSZ9477 EVB/Demo Board with Atmel SAMA5D3 SoC

| Table of Contents |                                    |
|-------------------|------------------------------------|
| Sheet             | Description                        |
| 1                 | Block Diagram                      |
| 2                 | Power Regulation                   |
| 3                 | Power Connections - Switch and SoC |
| 4                 | KSZ9477S Switch and RGMII          |
| 5                 | Ethernet Port Connectors           |
| 6                 | SoC Main - Flash, SD card, USB     |
| 7                 | SDRAM                              |
| 8                 | GPIO and LCD Connectors            |

| Revision History |            |  |            |
|------------------|------------|--|------------|
| Revision         | Date       | Revision Summary                             | Author     |
| A00              | 6/23/2016  | Pre-release                                  | Kelly Maas |
| B                | 12/15/2016 | Release                                      | Kelly Maas |
| B1               | 3/9/2017   | Update KSZ9477 SGMII pin names, update notes | Kelly Maas |
|                  |            |  |            |

## Block Diagram



A

B

C







D
















A


B

C

D









**RGMII layout requirements**

1. Match trace lengths within 10 to 100 mils.
2. RX signals do not need to be length match to TX signals.
3. Due to RGMII timing error in port 6 of KSZ9477, plus SAMA5D36 compliance to RGMII v1.3, GTXCK must be routed for additional 2.5ns delay relative to GTXD[3:0] and GTXCTL.


### KSZ9477 Output Header




### Jitter Blocker




### SPI Activity LED



### SPI / I2C Aardvark




### MCU SPI




Install all 4 jumpers at J19 for MCU to control KSZ9477 via SPI. Remove all jumpers at J19 when connecting external SPI or I2C controller to header J18.


### KSZ9477 Configuration Strap Options



### KSZ9477 Reset 200ms delay




| KSZ9477S Configuration Strap Options   |                              |                               |
|--|------------------------------|-------------------------------|
|  | Open                         | Closed                        |
| GRXD0  | RGMII: 1000 Mb/s             | RGMII: 100 Mb/s               |
| LED2_0   | 1000B-T master or 10/100 MDI | 1000B-T slave or 10/100 MDI-X |
| LED4_0   | Enable AN or 100B-TX         | Disable AN or 1000B-T         |
| LED1_0   | Quiet-WIRE off               | Quiet-WIRE on                 |
| LED1_1   | Flow control on              | Flow control off              |
| LED2_1   | Normal link up               | Fast link up                  |
| LED4_1   | SPI                          | I2C                           |
| LED5_1   | Start switch                 | Don't start switch            |
| IBA  | IBA off                      | IBA enabled                   |
| No option:<br>LED3_1<br>RXD6_3[2:1]<br>RXD6_1<br>SYNCLKO   |                              |                               |
| No option for MDC/MDIO<br>Port 6 fixed as RGMII<br>Not relevant when port is RGMII<br>S_REFCLKP/M input clock not used |                              |                               |






## JTAG




## SERIAL COMM





SAMA5D36 is not currently using pins 1 and 5 of J10

## USB (Device only)



Reset / 200ms delay



## NAND FLASH



## SD CARD

Preferred location is bottom side of board

## DDR2 SDRAM



Keep nets as short as possible. Therefore DDR2 devices have to be placed as close as possible to SAMA5D3. The layout EBI DDR2 should use controlled impedance traces of  $Z_0 = 50\Omega$ .

Address, control and data traces may not exceed 1.3 inches (33mm).  
Address, control and data traces must be length matched to within 0.1 inch (2.54mm).  
Address, control and data traces must match the data group trace lengths to within 0.25 inch (6.35mm).

