

Block diagram of VSC7514 managed 10+1 port switch




Table of contents

- Page 1: Block diagram
- Page 2: Power inlet, voltage conversion, VSC7514 power & decoupling, reset
- Page 3: VSC7514 external memory, GPIO, strapping
- Page 4: VSC7514 Ethernet ports, SGPIO, LEDs
- Page 5: Clock, IEEE1588, Sync-E
- Page 6: Breakoffs for PCIe, NPI PHY and SFP6 source selection


Revision history

Version:	Date:	Author:	Main change(s):
01-00	2016-01-14	MAG	First release
01-01	2016-02-10	MAG	Swapped R1/R8 (2V5 LDO)
01-02	2016-05-24	MAG	Changes to U10 3V3/RESET, added R100/R101
01-03	2016-07-28	MAG	Added 2V8 Flash supply
02-00	2016-08-15	MAG	Changed VSC7514 reference clock input circuit


Port/SERDES/device mapping - per VSC7514 config...

PCIe/NPI	4x RJ45	8x SFP
Conf e: S5 NPI PHY, S8 SFP6 Conf d: S8 PCIe, S5 SFP6 Conf b: S8 PCIe, S5 SFP6 Conf 2: S5 NPI PHY, S8 SFP6	Conf e: P3/D3 Conf d: P3/D3 Conf b: P3/D3 Conf 2: P3/D3  Conf e: P1/D1 Conf d: P1/D1 Conf b: P1/D1 Conf 2: P1/D1	Conf e: S1/D1 Conf d: S1/D5 Conf b: S1/D1 Conf 2: S1/D1  Conf e: S3/D6 Conf d: S3/D6 Conf b: S3/D3 Conf 2: S3/D3  Conf e: S8/D10 Conf d: S5/D10 Conf b: S5/D5 Conf 2: S8/D10  Conf e: S7/D8 Conf d: S7/D8 Conf b: S7/D8 Conf 2: S7/D8
	SLED/LOS LED: D2 LED: D3 LED: Gated D0 LED: Gated D1	LED: Gated D0 LOS: D0 LED: Gated D1 LOS: D1 (option for D5) LED: D4 LOS: D4 LED: D6 LOS: D6 LED: D9 LOS: D9 LED: D10 LOS: D10 LED: D7 LOS: D7 LED: D8 LOS: D8

Front layout



Rear layout



Hoerkaer 16  
DK-2730 Herlev  
Denmark

Microsemi

MAG

Company Confidential

Title

Block diagram

Size  
A4


Document Number  
PCB123

Rev  
02-00


Date: Tuesday, August 16, 2016

Sheet 1 of 6


2.5mm center pin DC jack for external PSU




Reset generator




2V8 generation, Flash




2V5 generation




1V5 generation




3V3 generation




1V0 generation




VSC7514 power/decoupling




Digital supplies




Filtered analog supplies




Power ON indicator




Silkscreen



Mounting holes



Impedance test traces



Hoerkaer 16  
DK-2730 Herlev  
Denmark


**Microsemi**

Company Confidential


MAG  
Title: Power inlet, voltage conversion, VSC7514 power/decoup, reset

Size: A3	Document Number: PCB123	Rev: 02-00
Date: Monday, August 15, 2016	Sheet: 2	of: 6


## VSC7514 clocks, boot interface



**VCore-III ICE / JTAG connector**



**End termination of multidrop clocks, pull MDIO/SDA/SPI\_nCS**




## VSC7514 GPIO


VSC7514 GPIO alternate functions		
GPIO #	ALT "10"	ALT "11"
0		
1		
2		
3		
4	IRQ0_OUT	TWI_SCL_MUX13
5	IRQ1_OUT	PCI_Wake
6	TWI_SCL_MUX0	
7	TWI_SCL_MUX1	
8	TWI_SCL_MUX2	IRQ0_OUT
9	TWI_SCL_MUX3	IRQ1_OUT
10	TWI_SCL_MUX4	SFP0_SD
11	TWI_SCL_MUX5	SFP1_SD
12	TWI_SCL_MUX6	SFP2_SD
13	TWI_SCL_MUX7	SFP3_SD
14	TWI_SCL_MUX8	SFP4_SD
15	TWI_SCL_MUX9	SFP5_SD
16		SPI_nCS3
17	TWI_SCL_MUX10	SPI_nCS4
18	TWI_SCL_MUX11_AD	
19	TWI_SCL_MUX12_AD	
20	TACHO	TWI_SCL_MUX14_AD
21	PWM	TWI_SCL_MUX15_AD

U4B VSC7514		GPIO signals	
<b>ALTO1</b>	<b>STRAP</b>	GPIO_0	A3 REFCLK_SEL0 >> SGPIO_CLK #4
SG0_Clk	REFCLK_SEL0	GPIO_1	A2 REFCLK_SEL1 >> SGPIO_DO #4
SG0_Do	REFCLK_SEL1	GPIO_2	A1 >> SGPIO_DI #4
SG0_DI		GPIO_3	B3 REFCLK_SEL2 >> SGPIO_LD #4
SG0_Ld	REFCLK_SEL2	GPIO_4	B2 >> nINT #4,5
IRQ0_In		GPIO_5	B1 >> PUSHBUTTONn #2,4
IRQ1_In		GPIO_6	C3 >> RS232_RxD #4,5
UART_RxD		GPIO_7	C2 R38 1K0 >> RS232_TxD #4,5
UART_TxD		GPIO_8	C1 SPI_nCS_NAND
SPI_nCS1		GPIO_9	D3 >> SPI_nCS_SYNCE #5
SPI_nCS2		GPIO_10	D2 >> MODULE_LDSV #5
PTP_2		GPIO_11	D1 >> RS422SMA_LDSV #5
PTP_3		GPIO_12	E3 >> RS422_RxD #5
UART2_RxD		GPIO_13	E2 >> RS422_TxD #5
UART2_TxD		GPIO_14	E1 R429 33R >> MII_MDC #4
MIIM1_MDC		GPIO_15	F3 >> MII_MDIO #4
MIIM1_MDIO		GPIO_16	F2 >> I2C_SDA #4,5
TWI_SDA		GPIO_17	F1 >> I2C_SCL #4,5
TWI_SCL		GPIO_18	G3 >> PPS
PTP_0	VCORE_CFG0	GPIO_19	G2 >> DDR3_RESEtn
PTP_1	VCORE_CFG1	GPIO_20	R539 47R >> RCVRD_CLK0 #4,5
RCVRD_CLK0	VCORE_CFG2	GPIO_21	H3 R540 47R >> RCVRD_CLK1 #4,5
RCVRD_CLK1	VCORE_CFG3		>> VCORE_CFG3 #4,5
			>> VCORE_CFG2 #4,5
			>> VCORE_CFG1 #4,5
			>> VCORE_CFG0 #4,5

SPI boot Flash 32MBytes (SO16)  
U8




### Alternate SPI boot Flash (SO8)




**SPI NAND 256MBytes**

```
VSC7514 can not
boot from SPI NAND
```




Optional uSD card




## SPI boot Flash programming header

nSYSRESETin must be low during programming of SPI Flash, to output disable VSC7514 SI bus. SI  
nRESET\_FLASH must be high during programming of SPI Flash, to enable SPI Flash which would otherwise be reset by nSYSRESET. SI  
SP  
SI



## VSC7514 boot mode strapping


VCore_Cfg[3:0]	VCore-III CPU Behavior
==> 0 0 0 0	MIPS (or 8051 boots) from SI interface. The MIPS is Little Endian.
0 0 0 1	8051 IROM boot. Reserved for port-bringup.
0 0 1 0	8051 IROM boot. Reserved for port-bringup.
0 0 1 1	8051 IROM boot. Reserved for port-bringup.
0 1 0 0	8051 IROM boot. Reserved for port-bringup.
0 1 0 1	8051 IROM boot. Reserved for port-bringup.
0 1 1 0	8051 IROM boot. Reserved for port-bringup.
0 1 1 1	8051 IROM boot. Reserved for port-bringup.
1 0 0 0	8051 IROM boot. NPI:1G FDX NoFC, WRAP.
1 0 0 1	8051 IROM boot. PCtE
1 0 1 0	No boot. SI slave and MIIM slave @ address 0 (GPIO alternative).
1 0 1 1	No boot. SI slave and MIIM slave @ address 31 (GPIO alternative).
1 1 0 0	MIPS or 8051 boots from SI interface. The MIPS is Big Endian.
1 1 0 1	Reserved.
1 1 1 0	8051 boots from SI interface (the MIPS is disabled).
1 1 1 1	No boot. SI slave is enabled.



## VSC7514 PLL strapping

REFCLK_SEL[2:0]	Frequency	Comment
SyncE => 0 0 0	125MHz	The default mode. Normal operation mode with 125MHz
0 0 1	156.25MHz	Normal operation mode with 156.25MHz ref clock
0 1 0	250MHz	Normal operation mode with 250MHz ref clock
0 1 1	N/A	Reserved
OCXO ==> 1 0 0	25MHz	Normal operation mode with 25MHz ref clock
1 0 1	N/A	Reserved
1 1 0	N/A	Reserved
1 1 1	N/A	Reserved


Due to VSC7514 jitter requirements, don't use 25MHz REFCLK as base for QSGMII




### Board I2C address table

Address	I2C slave
-----	-----
1010xxx	SFP transceiver


## UART/USB connection




### Fanout of 1PPS with tightly specified tpd




## VSC7514 DDR3 RAM Interface



**DDR3 RAM 256Mx16 (4Gbits/512MBytes)**






> R453 V/2 generator for SSTL-15 interface






## VSC7514 ports



SERDES usage:


- 1Gbps: S0=SFP1, S1=SFP2, S2=SFP3, S3=SFP4, S4=SFP5
- 2.5Gbps: S6=SFP7, S7=SFP8
- Config e: S5 (10Gbps) connects to NPI on breakout and S8 (2.5Gbps) connects to SFP6 through breakout
- Config d: S5 (10Gbps) connects to SFP6 through breakout and S8 (2.5Gbps) connects to PCIe on breakout board

## Connection to external CPU system through PCIe (and/or 2nd SFP connection, and/or NPI PHY)




## RJ45[4:1]


## Integrated magnetics




## TVS protection on 1000BASE-T signals




## TVS protection on LED signals




## SFP[8:1]




## Serial GPIO inputs




## Serial GPIO outputs




## Serial LED outputs




## Port status LEDs



## System status LED



## I2C MUXing



As '594 resets low and SFP TXDISABLE input is active high, inverting '240 buffers required to output disable SFPs during reset

Some signals need to be high during reset but '594 resets low, hence inverting '240 buffers

SILK = VSC7514 Config d: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config e: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config f: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config g: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config h: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config i: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config j: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config k: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config l: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config m: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config n: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config o: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config p: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config q: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config r: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config s: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config t: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config u: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config v: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config w: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config x: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config y: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config z: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config aa: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config ab: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config ac: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497

SILK = VSC7514 Config ad: SFP2 LOS R494 Not Mounted P5B0 IN SD CD R495 Not Mounted P1B0 IN SFP2 LOS R496 SFP2 LOS R497




Hoerkaer 16 DK-2730 Herlev Denmark

MAG Ethernet ports, GPIO, LEDs

Size C Document Number PCB123 Rev 02-00


Date: Monday, August 15, 2016 Sheet 4 of 6

A fine selection of (VC)OCXOs and plain oscillator - mount only one at a time




Buffering/enabling of OCXO-sourced 25MHz clock - or entry path for 25MHz clock from OCXO module - or entry path for 125MHz clock from Sync-E module


Sync-E feature connector (for Sync-E add-on module as specified in RDR0017)




1PPS Time Interface - RS422, RJ45 G.703 pinout




SMA I/O for Synchronization



Optional receptacle for Rabbit RCM40xx CPU module (for connecting external CPU to VSC7514 SI)




Rabbit connector has double duty as connector for Microsemi QuickTest module, enabling test of selected PCB signals (definitely optional!). ADC nominal input voltage 0.57V.






# Breakoff board for connecting NPI PHY to mainboard S5 (SFP6 is 2.5Gbps S8)

Samtec connector towards mainboard, feedthrough of S8 to SFP6




# Breakoff board for connecting PCIe cable to mainboard S8 (SFP6 is 1Gbps S5)

Samtec connector towards mainboard, feedthrough of S5 to SFP6



# Breakoff board with RS232 port for old-school management

Samtec connector towards mainboard, feedthrough of S5 to SFP6



# Breakoff board with connectors for a Rabbit/BeagleBone (use only one at a time!) external CPU module as master towards a refboard strapped as SI slave

