# 上海交通大学试卷(<u>B</u>卷)

( 2018 至 2019 学年 第 2 学期 )

班级号		学号	姓名
课程名称	计算机系统基础(2)		成绩

### **Problem 1: CPU Scheduling**

- 1. [1] [2]
  - [3]
- 2. [1] [2] [3] [4]
  - [5] [6] [7] [8]
  - [9] [10] [11] [12]

3.

### **Problem 2: Replacement Policy**

- 1. [1] [2] [3] [4]
  - [5] [6] [7] [8]
- 2. [9] [10] [11] [12]
  - [13] [14] [15] [16]

[17] [18]

3.

我承诺,我将严 格遵守考试纪律。

承诺人: \_\_\_\_\_

题号	1	2	3	4	5		
得分							
批阅人(流水阅 卷教师签名处)							

#### **Problem 3: Address Translation**

- 1. [1] [2] [3] [4] [5]

- 2. [1] [2]

- [3]
- [4]

- [5]
- [6]

[7]

[8]

3.

#### **Problem 4: Concurrency**

1

2. [1]

[2]

[3]

[4]

[5]

[6]

[7]

[8]

[9]

# **Problem 5: Locks**

1. 1)

2)

3)

2. 1)

2)

3)

4)

5)

6)

# Problem 1: Scheduling (20 points)

1. Please fill the following table with policy or mechanism. (1' \* 4 = 4')

	Policy or
	Mechanism?
First in, first out	Policy
Implemented FIFO by using a queue	Mechanism
How long a time-slide should be	[1]
First come, first serve	[2]
Use MMU for virtual memory management	[3]
How to make schedule decisions between different threads	[4]

2. Assume we have the following two jobs in the workload and no I/O issues are involved. Please fill in the following two tables with the execution of CPU when we decide to use two different schedule policies respectively. (**NOTE**: Time 0 means the task running during [0ms,1ms]) (1' \* 12 = 12')

Job	Arrival Time	Run time	
x	0ms	5ms	
Y	3ms	5ms	

Assume we decide to use FIFO scheduling policy

Time	0	1	2	3	4	5	6	7	8	9
CPU	х	Х	X	[1]	[2]	[3]	[4]	[5]	[6]	[7]

Assume we decide to use **MLFQ** scheduling policy with **2 priority queues**, the highest one has time-slice of **1ms**, the lowest one has time-slice of **2ms**. We use **RR** in each queue and priority boost **isn't supported**.

Time	0	1	2	3	4	5	6	7	8	9
CPU	x	X	X	Y	Y	[8]	[9]	[10]	[11]	[12]

What do you think are the **advantages** of MLFQ compared to FIFO. (**Note**: You need to give **two** advantages) (4')

# **Problem 2: Replacement Policy (21 points)**

Suppose we have a primary which has **3 physical blocks**, please complete the following questions.

1. Suppose we are using **FIFO** replacement policy, please complete the following table. (1'\*8=8') (**Note**: no need to consider the order of primary device contents)

Time	0	1	2	3	4	5	6	7	8
Reference String	1	2	3	4	2	6	1	2	6
Primary	1	1	1	2	2	[1]	[3]	[5]	[7]
Device		2	2	3	3				
Contents			3	4	4				
Hit (Y or N)	N	N	N	N	Υ	[2]	[4]	[6]	[8]

2. Suppose we are using **LRU** replacement policy, please complete the following table. (1' \* 8 = 8') (**Note**: no need to consider the order of primary device contents)

Time	0	1	2	3	4	5	6	7	8
Reference String	1	2	3	4	2	6	1	2	6
Primary	1	1	1	[9]	3	[11]	[13]	[15]	[17]
Device		2	2		4				
Contents			3		2				
Hit (Y or N)	N	N	N	[10]	Υ	[12]	[14]	[16]	[18]

3. If you are a god, and you know the "**Optimal Replacement Policy**". What is the hit rate if we use the Optimal Replacement Policy? (3')

# Problem 3: Address Translation (21 points)

Assume we have a machine with the following specifications:

- ♦ The memory is byte-addressable
- ♦ 48-bit physical address space
- ♦ 42-bit virtual address space
- ♦ Each page is 64KB
- ♦ The size of one page table equals to the size of page
- ♦ length of each PTE is 8B
- ♦ 512 entries, 4-way associative TLB
- ♦ LRU replacement policy in TLB
- ♦ Each L1 cache line is 64B
- → 1KB, 4-way associative L1 cache
- 1. Please fill the following table. (1' \* 5 = 5')

The VPO bits	[1]
The number of PTE in one page table	[2]
The number of VPN bits for each level	[3]
The TLB tag bits	[4]
The number of page table level	[5]

2. Given the following page table contents and cache/TLB state, finish the following address translation. Please fill the blanks in hexadecimal notation. If the value is unknown or meaningless, enter "--" for them. (1.5' \* 8 = 12')

**NOTE**: Accesses are independent, which means they won't affect the TLB and cache state in the next access. You **don't** need to consider cache accesses of page tables.

VPN	PPN	Valid
09	2	1
12	9	1
3C	d	0

Part of L1 page table

VPN	PPN	Valid				
10	1f	1				
81	30	0				
	PT @0x20000					

03 83

VPN

PPN	Valid
2a	0
2c	1

PT @0x90000

Set	Valid	Tag	PPN	Valid	Tag	PPN
0	1	9 <b>£</b> 7	ab00	1	bf0	01a5
	0	281	8bcf	1	d38	201f
1	0	861	7790	1	147	00af
	1	£20	6012	0	241	0077
2	1	861	3960	0	80f	4f88
	0	861	790a	0	3bf	8a12
3	0	311	0127	1	f00	1896
	0	2d8	1213	1	481	002c

Part of TLB state

Set	Valid	Tag	bytes	Valid	Tag	bytes
0	0	0015	• • •	1	30ab	• • •
	1	77ab		1	366d	• • •
1	0	366d	• • •	0	2c19	• • •
	1	340f		1	2ca8	• • •
2	1	2ca5		1	2c19	• • •
	0	0002		1	30b5	• • •
3	1	01de		0	28a0	• • •
	1	3379	• • •	1	1ae8	• • •

Part of cache state

Parameter	Value
Virtual Address	0x12081ab00
TLB Hit? (Y/N)	[1]
Page Fault? (Y/N)	[2]
Physical Address	[3]
Cache Hit? (Y/N)	[4]

Parameter	Value
Virtual Address	0x240831989
TLB Hit? (Y/N)	[5]
Page Fault? (Y/N)	[6]
Physical Address	[7]
Cache Hit? (Y/N)	[8]

3. If at this time OS schedules to another process which also accesses virtual address 0x240831989, will it access the same physical page as the previous process accessed in problem 2? Why? (4')

# **Problem 4: Concurrency (17 points)**

1. Deadlock is an important problem in concurrent programs. Consider the below execution flow. Whether it will cause deadlock or not? (2') Please draw a **progress graph** and explain the reason base on the graph. (6')

Initially: X=1, Y=1, Z=1				
Thread	Thread 1	Thread 2		
Step1	P(X)	P(Z)		
Step2	P (Y)	V(Z)		
Step3	P(Z)	P(Y)		
Step4	V (X)	P(X)		
Step5	V(Y)	V(Y)		
Step6	V(Z)	V (X)		

2. Please fill in the blanks with initial values for the three semaphores and add P() and V() semaphore operations such that the process is guaranteed to terminate. (**NOTE**: You can only fill in **one** P(x) or V(x) operations in [4]~[9]) (9')

**HINT:** Using **a** and **b** as iterators for each thread to control loop times while using **c** as lock to protect the modification on variable **x**.

```
/* Initialize x */
   int x = 1;
/* Initialize semaphores */
   sem t a, b, c;
   sem_init(&a, 0, _[1]_);
   sem_init(&b, 0, _[2]_);
   sem init(&c, 0, [3]);
void thread1()
                                   void thread2()
                                   {
                                       while (x != 12) {
   while (x != 12) {
       ____[4]___;
                                          ____[7]___;
       ___[5]___;
                                           ___[8]___;
       x = x * 2;
                                          x = x * 3;
       ____[6]___;
                                          ___[9]___;
   exit(0);
                                       exit(0);
                                   }
}
```

## **Problem 5: Lock (21 points)**

- 1. Sam modifies the ticket lock by adding one line "RELAX (...);" in the while-loop.
  - $\Rightarrow$  **RELAX**(**n**) will consume C\*n CPU cycles where C is a user-defined **constant**.

- 1) What's the **advantage** after adding the "RELAX (...); " line? (2')
- 2) What's the **disadvantage** after adding the "RELAX(...);" line? (2') **HINT**: Consider what if an inappropriate constant c is chosen.
- 3) For setting RELAX time, why to use "myturn-lock->turn" rather than a fixed value? (2')
- 2. Barrier is commonly used to synchronize the execution of a given number of threads. For example, suppose a barrier is initialized to synchronize 2 threads. When the first thread calls barrier\_wait, it will wait until the second thread calls barrier\_wait. After two threads come, both of them will return from the barrier\_wait.

```
1 typedef struct barrier t {
2
     int count;
3
     int sense;
     int nthread;
5 } barrier t;
7 void barrier init(barrier t *b, int nthread) {
8
     b->count = 0;
     b->sense = 0;
10
     b->nthread = nthread;
11 }
12 void barrier wait(barrier t *b) {
13
     int local sense = !(b->sense);
14
     if (FetchAndAdd(&b->count) == (b->nthread-1)) {
15
        b->count = 0;
        b->sense = local sense;
16
17
18
     else
19
        while (local sense != b->sense);
20 }
```

Please try to understand the code and answer the questions below.

- 1) Suppose Sam wants to use a barrier to synchronize **5 threads**. Please describe what will happen if he initializes the barrier with nthread=6. (2')
- 2) Suppose Sam wants to use a barrier to synchronize **5 threads**. Please describe what will happen if he initializes the barrier with nthread=4. (2')
- 3) What will happen if **Line 16** is removed? (2')
- 4) Please describe why **Line 15** is necessary. (2')
- 5) Is it still correct if switching **Line 15** and **16**? Please explain your answer. (3')
- 6) You are required to use this barrier to synchronize the process and its **forked child**. In this case, however, the memory spaces of these two processes are isolated. The modification of b->sense in one process does not propagate to the other process. Thus, how do you make it work using the virtual memory mapping mechanism we learned in class? (4') **NOTE**: you **CAN NOT** modify the barrier implementation.