


4.51



This is a hard problem, because there are many possible combinations of special cases that can occur simultaneously. The figure above illustrates this problem. We can see that there are now three variants of generate/use cases, where the instruction in the execute, memory, or write-back stage is generating a value to be used by the instruction in the decode stage. The second and third generate/use cases can occur in combination with a mispredicted branch. In this case, we want to handle the misprediction, injecting bubbles into the decode and execute stages.

For cases where a misprediction does not occur, each of the generate/use conditions can occur in combination with the first ret pattern (where ret uses the value of %esp). In this case, we want to handle the data hazard by stalling the fetch and decode stages and injecting a bubble into the execute stage.

```
# Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
bool F_bubble = 0;
bool F_stall =
    # Stall if either operand source is destination of
    # instruction in execute, memory, or write-back stages
    d_srcA != RNONE && d_srcA in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
    d_srcB != RNONE && d_srcB in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode };
```

```

# Should I stall or inject a bubble into Pipeline Register D?
# At most one of these can be true.
bool D_stall =
    # Stall if either operand source is destination of
    # instruction in execute, memory, or write-back stages
    # but not part of mispredicted branch
    !(E_icode == IJXX && !e_Cnd) &&
    (d_srcA != RNONE && d_srcA in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
    d_srcB != RNONE && d_srcB in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE });

bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline

    # but not condition for a generate/use hazard
    !(d_srcA != RNONE && d_srcA in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
    d_srcB != RNONE && d_srcB in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE }) &&
    IRET in { D_icode, E_icode, M_icode };

# Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
bool E_stall = 0;
bool E_bubble =
    # Mispredicted branch

    (E_icode == IJXX && !e_Cnd) ||
    # Inject bubble if either operand source is destination of
    # instruction in execute, memory, or write back stages
    d_srcA != RNONE &&
    d_srcA in { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
    d_srcB != RNONE &&
    d_srcB in { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE };

```

4.54

This problem requires changing the logic for predicting the PC value and the misprediction condition. It requires distinguishing between conditional and unconditional branches.

```

134 ## What address should instruction be fetched at
135 int f_pc = [
136     # Mispredicted branch. Fetch at incremented PC
137     # BNT: Changed misprediction condition
138     M_icode == IJXX && M_ifun != UNCOND && M_Cnd : M_valE;
139     # Completion of RET instruction.
140     W_icode == IRET : W_valM;
141     # Default: Use predicted value of PC
142     1 : F_predPC;

```

```

179 # Predict next value of PC
180 int f_predPC = [
181     # BNT: Revised branch prediction rule:
182     #   Unconditional branch is taken, others not taken
183     f_icode == IJXX && f_ifun == UNCOND : f_valC;
184     f_icode in { ICALL } : f_valC;
185     1 : f_valP;
186 ];

247 ## Select input A to ALU
248 int aluA = [
249     E_icode in { IRRMOVL, IOPL } : E_valA;
250     # BNT: Use ALU to pass E_valC to M_valE
251     E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX } : E_valC;
252     E_icode in { ICALL, IPUSHL } : -4;
253     E_icode in { IRET, IPOPL } : 4;
254     # Other instructions don't need ALU
255 ];
256
257 ## Select input B to ALU
258 int aluB = [
259     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
260                 IPUSHL, IRET, IPOPL } : E_valB;
261     # BNT: Add 0 to valC
262     E_icode in { IRRMOVL, IIRMOVL, IJXX } : 0;
263     # Other instructions don't need ALU
264 ];

344 bool D_bubble =
345     # Mispredicted branch
346     # BNT: Changed misprediction condition
347     (E_icode == IJXX && E_ifun != UNCOND && e_Cnd) ||
348     # Stalling at fetch while ret passes through pipeline
349     # but not condition for a load/use hazard
350     !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
351     IRET in { D_icode, E_icode, M_icode };

356 bool E_bubble =
357     # Mispredicted branch
358     # BNT: Changed misprediction condition
359     (E_icode == IJXX && E_ifun != UNCOND && e_Cnd) ||
360     # Conditions for a load/use hazard
361     E_icode in { IMRMOVL, IPOPL } &&
362     E_dstM in { d_srcA, d_srcB };

```

4.57

A. Here's the formula for a load/use hazard:

$$E_icode \in \{IMRMOVL, IPOPL\} \ \&\& \ (E_dstM = d_srcB \ || \ E_dstM = d_srcA \ \&\& \ !D_icode \in \{IRMMOVL, IPUSHL\})$$

B. The relative HCL code for the control logic is shown below:

```
266 int e_valA = [  
267     # Forwarding Condition  
268     M_dstM == E_srcA && E_icode in { IPUSHL, IRMMOVL } : m_valM;  
269     1 : E_valA; # Use valA from stage pipe register  
270 ];  
  
322 bool F_stall =  
323     # Conditions for a load/use hazard  
324     E_icode in { IMRMOVL, IPOPL } &&  
325     (E_dstM == d_srcB ||  
326     (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL }))) ||  
327     # Stalling at fetch while ret passes through pipeline  
328     IRET in { D_icode, E_icode, M_icode };  
  
330 # Should I stall or inject a bubble into Pipeline Register D?  
331 # At most one of these can be true.  
332 bool D_stall =  
333     # Conditions for a load/use hazard  
334     E_icode in { IMRMOVL, IPOPL } &&  
335     E_icode in { IMRMOVL, IPOPL } &&  
336     (E_dstM == d_srcB ||  
337     (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL }));  
  
350 bool E_bubble =  
351     # Mispredicted branch  
352     (E_icode == IJXX && !e_Cnd) ||  
353     # Conditions for a load/use hazard  
354     E_icode in { IMRMOVL, IPOPL } &&  
355     (E_dstM == d_srcB ||  
356     (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL }));
```