

This is a hard problem, because there are many possible combinations of special cases that can occur simultaneously. The figure above illustrates this problem. We can see that there are now three variants of generate/use cases, where the instruction in the execute, memory, or write-back stage is generating a value to be used by the instruction in the decode stage. The second and third generate/use cases can occur in combination with a mispredicted branch. In this case, we want to handle the misprediction, injecting bubbles into the decode and execute stages.

For cases where a misprediction does not occur, each of the generate/use conditions can occur in combination with the first ret pattern (where ret uses the value of %esp). In this case, we want to handle the data hazard by stalling the fetch and decode stages and injecting a bubble into the execute stage.

```
# Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
bool F_bubble = 0;
bool F_stall =
    # Stall if either operand source is destination of
    # instruction in execute, memory, or write-back stages
    d_srcA != RNONE && d_srcA in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
        d_srcB != RNONE && d_srcB in
        { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } ||
        # Stalling at fetch while ret passes through pipeline
        IRET in { D_icode, E_icode, M_icode };
```

```
# Should I stall or inject a bubble into Pipeline Register D?
# At most one of these can be true.
bool D stall =
        # Stall if either operand source is destination of
        # instruction in execute, memory, or write-back stages
        # but not part of mispredicted branch
        !(E_icode == IJXX && !e_Cnd) &&
         (d srcA != RNONE && d srcA in
            { E dstM, e dstE, M dstM, M dstE, W dstM, W dstE } |
          d srcB != RNONE && d srcB in
            { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE });
bool D bubble =
        # Mispredicted branch
        (E icode == IJXX && !e Cnd)
        # Stalling at fetch while ret passes through pipeline
        # but not condition for a generate/use hazard
        !(d srcA != RNONE && d srcA in
           { E dstM, e dstE, M dstM, M dstE, W dstM, W dstE } |
          d srcB != RNONE && d_srcB in
           { E dstM, e dstE, M dstM, M dstE, W dstM, W dstE }) &&
          IRET in { D icode, E icode, M icode };
# Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
bool E stall = 0;
bool E bubble =
        # Mispredicted branch
        (E_icode == IJXX && !e_Cnd) ||
         # Inject bubble if either operand source is destination of
         # instruction in execute, memory, or write back stages
         d srcA != RNONE &&
           d_srcA in { E_dstM, e_dstE, M_dstM, M_dstE, W_dstM, W_dstE } | |
         d_srcB != RNONE &&
           d srcB in { E dstM, e dstE, M dstM, M dstE, W dstM, W dstE };
```

4.54

This problem requires changing the logic for predicting the PC value and the misprediction condition. It requires distinguishing between conditional and unconditional branches.

```
134 ## What address should instruction be fetched at
135 int f pc = [
           # Mispredicted branch. Fetch at incremented PC
136
           # BNT: Changed misprediction condition
137
           M_icode == IJXX && M_ifun != UNCOND && M_Cnd : M valE;
138
           # Completion of RET instruction.
139
           W_icode == IRET : W_valM;
140
           # Default: Use predicted value of PC
141
           1 : F predPC;
142
```

```
179 # Predict next value of PC
180 int f predPC = [
            # BNT: Revised branch prediction rule:
181
                Unconditional branch is taken, others not taken
182
            f icode == IJXX && f ifun == UNCOND : f valC;
183
            f_icode in { ICALL } : f_valC;
184
185
            1 : f_valP;
186 ];
247 ## Select input A to ALU
248 int aluA = [
          E icode in { IRRMOVL, IOPL } : E valA;
           # BNT: Use ALU to pass E valC to M valE
           E icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX } : E valC;
251
          E icode in { ICALL, IPUSHL } : -4;
          E icode in { IRET, IPOPL } : 4;
           # Other instructions don't need ALU
254
255 ];
256
257 ## Select input B to ALU
258 int aluB = [
           E icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
260
                        IPUSHL, IRET, IPOPL } : E valB;
261
           # BNT: Add 0 to valC
262
          E icode in { IRRMOVL, IIRMOVL, IJXX } : 0;
           # Other instructions don't need ALU
263
264 ];
344 bool D bubble =
            # Mispredicted branch
345
            # BNT: Changed misprediction condition
346
            (E_icode == IJXX && E_ifun != UNCOND && e_Cnd) ||
347
            # Stalling at fetch while ret passes through pipeline
            # but not condition for a load/use hazard
349
            !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
350
351
              IRET in { D_icode, E_icode, M_icode };
356 bool E bubble =
            # Mispredicted branch
357
            # BNT: Changed misprediction condition
358
            (E icode == IJXX && E ifun != UNCOND && e Cnd) ||
359
            # Conditions for a load/use hazard
360
            E icode in { IMRMOVL, IPOPL } &&
361
             E dstM in { d srcA, d srcB};
362
```

4.57

A. Here's the formula for a load/use hazard:

```
ELicode ∈ {IMRMOVL, IPOPL} && (ELdstM = dLsrcB | | ELdstM = dLsrcA && ! DLicode ∈ {IRMMOVL, IPUSHL})
```

B. The relative HCL code for the control logic is shown below:

```
266 int e_valA = [
          # Forwarding Condition
267
           M_dstM == E_srcA && E_icode in { IPUSHL, IRMMOVL } : m_valM;
268
269
           1 : E_valA; # Use valA from stage pipe register
270 ];
322 bool F stall =
           # Conditions for a load/use hazard
           E_icode in { IMRMOVL, IPOPL } &&
324
            (E_dstM == d_srcB ||
325
             (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL })) ||
326
327
           # Stalling at fetch while ret passes through pipeline
           IRET in { D_icode, E_icode, M_icode };
330 # Should I stall or inject a bubble into Pipeline Register D?
331 # At most one of these can be true.
332 bool D stall =
           # Conditions for a load/use hazard
           E_icode in { IMRMOVL, IPOPL } &&
334
           E icode in { IMRMOVL, IPOPL } &&
335
336
             (E dstM == d srcB |
              (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL }));
350 bool E bubble =
            # Mispredicted branch
351
352
            (E_icode == IJXX && !e_Cnd) ||
            # Conditions for a load/use hazard
353
           E icode in { IMRMOVL, IPOPL } &&
            (E_dstM == d_srcB ||
355
              (E_dstM == d_srcA && !D_icode in { IRMMOVL, IPUSHL }));
356
```