32K x 8 Bit Fast Static RAM

The MCM6206C is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 17, 20, 25 and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 135 165 mA Maximum AC
- Fully TTL Compatible Three State Output

MCM6206C






J PACKAGE 300 MIL SOJ CASE 810B-03



PIN NAMES	
A0 – A14	Data Output Write Enable Output Enable Chip Enable Output (+ 5 V)



MOTOROLA FAST SRAM

TRUTH TABLE (X = Don't Care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	-
L	Н	Н	Output Disabled	ICCA	High-Z	-
L	L	Н	Read	ICCA	Dout	Read Cycle
L	x	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS For Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	٧

^{*} V_{JL} (min) = -0.5 V dc; V_{JL} (min) = -2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	±1	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{Out} = 0$ to V_{CC})	likg(O)		±1	μА
Output High Voltage (IOH = - 4.0 mA)	Voн	2.4	_	V
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 17	- 20	- 25	- 35	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = fmax)	ICCA	165	155	150	140	135	mA
AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	ISB1	50	45	45	40	40	mA
CMOS Standby Current (V _{CC} = Max, f = 0 MHz, $\overline{E} \ge V_{CC} - 0.2 \text{ V}$ V _{in} $\le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	20	20	20	20	20	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	6	рF
Control Pin Input Capacitance (E, G, W)	C _{in}	8	pF
I/O Capacitance	C _{I/O}	В	pF

^{**}V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

READ CYCLE (See Note 1)

		- 15		-17		- 20		- 25		- 35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	15	-	17	=	20	_	25	_	35	_	ns	2
Address Access Time	tavqv	_	15	_	17	_	20	-	25	_	35	ns	
Enable Access Time	tELQV	_	15		17	_	20	\vdash	25	_	35	ns	3
Output Enable Access Time	^t GLQV	_	8		9	_	10	_	12	_	15	ns	_
Output Hold from Address Change	taxqx	4	_	4	_	4	_	4		4		ns	4,5,6
Enable Low to Output Active	†ELQX	4	_	4	_	4		4	_	4	_	ns	4,5,6
Enable High to Output High-Z	tEHQZ	0	8	0	8	0	9	0	10	0	11	ns	4,5,6
Output Enable Low to Output Active	^t GLQX	0	_	0		0	_	0	_	0		ns	4,5,6
Output Enable High to Output High-Z	^t GHQZ	0	7	0	8	0	8	0	10	0	11	ns	4,5,6
Power Up Time	†ELICCH	0	_	0	<u> </u>	0		0	_	0	_	ns	
Power Down Time	†EHICCL	_	15		17	_	20	_	25	_	35	ns	-

NOTES:

- 1. $\overline{\mathbf{W}}$ is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} (max) is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{II}$, $\overline{G} = V_{II}$).

AC TEST LOADS





Figure 1A


Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.



READ CYCLE 2 (See Note 3)




WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	ŀ		15	-	17	-	20	-	- 25		35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	15	-	17	_	20	_	25	_	35	_	ns	3
Address Setup Time	^t AVWL	0	_	0	_	0	_	0	_	0	-	ns	
Address Valid to End of Write	tavwh	12	<u> </u>	14	_	15	-	20	_	30		ns	
Write Pulse Width	tWLWH, tWLEH	12	_	14	_	15	-	20	_	30	-	ns	
Write Pulse Width, G High	tWLWH, tWLEH	10	_	11	_	12	_	15	-	20	-	ns	4
Data Valid to End of Write	tDVWH	7	_	8	_	8	_	10	_	12	_	ns	
Data Hold Time	twhox	0	-	0	_	0	_	0	_	0	_	ns	
Write Low to Output High-Z	tWLQZ	0	7	0	8	0	8	0	10	0	11	ns	5,6,7
Write High to Output Active	twhox	4	_	4	_	4	_	4	_	4		ns	5,6,7
Write Recovery Time	twhax	0	_	0	_	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If $\overline{G} \ge V_{lH}$, the output will remain in a high impedance state.
- 5. At any given voltage and temperature, twLQZ (max) is less than twHQX (min), both for a given device and from device to device.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (E Controlled, See Note 1)


		- 15		- 17		- 20		- 25		- 35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	15	_	17	_	20	<u> </u>	25	-	35		ns	
Address Setup Time	tAVEL	0		0	Γ	0	-	0	_	0	_	ns	
Address Valid to End of Write	tAVEH	12	_	14	_	15	_	20		25	_	ns	
Enable to End of Write	teleh, telwh	10	-	11	-	12	_	15	_	25	-	ns	3,4
Data Valid to End of Write	tDVEH	7	_	8	_	8	_	10	<u> </u>	11	<u> </u>	ns	
Data Hold Time	tEHDX	0	_	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	tEHAX	0	<u> </u>	0		0	-	0		0	<u> </u>	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- All timings are referenced from the last valid address to the first transitioning address.

3. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state. 4. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Note 1)



ORDERING INFORMATION (Order by Full Part Number)

