Final Project

ENEE459D (0101) w/ Pramod Govindan

Team Members:

Richard Ojo Noel Hasson

12/18/2020

Table of Contents

II. Signature Approval	3
III. Executive Summary	4
IV. Main Body	5
Introduction	5
Goals and Design Overview	6
Realistic Constraints	13
Engineering Standards	14
Alternative Designs and Design Choices	14
Technical analysis for system and subsystems	16
Design validation for system and subsystems	17
Test Plan	22
Project Planning and Management	23
V. Conclusions	24
VI. References	25
Appendices	26
GANTT chart	26
Watchdog UNIT test code	27
Watchdog Timer Module	27
APB Module	29
Testbench	31
CPU code	34
Cpu Module	34
CPU Testbench	39
System Level Code	41
Testbenches	41
Other classes	46
Interfaces	59

II. Signature Approval

My contribution to the projects consists of responsibility for the simple processor, the APB master, the related individual and system testbenches, collaborating with my partner on the general outline for the system testbench code, and participation in the mid-term and final presentation and report efforts.

I pledge on my honor that I have not given or received any unauthorized assistance on this assignment/ examination.

Richard Ojo

My contribution to the project consists of responsibility for the watchdog peripheral and the related individual and system testbenches, collaborating with my partner on the general outline for the system testbench code, and participation in the mid-term and final presentation and report efforts.

I pledge on my honor that I have not given or received any unauthorized assistance on this assignment/examination.

Noel Hasson

III. Executive Summary

This report describes the design, development, and verification of a small System-on-Chip (SoC) environment which utilizes the Advanced Peripheral Bus (APB) interface. The APB is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family. AMBA defines how to manage and efficiently connect SoC components. The components covered in this paper will include a CPU, two peripherals - a memory (RAM) module, and a watchdog timer (WDT) module - along with the required master and slave APB peripheral interfaces.

The path to achieve a successful implementation of this SoC environment will proceed in the following order: The CPU and master APB modules will be designed together, an external memory module will be used and designed with the APB slave module, and lastly the watchdog timer module will be designed. After design, the individual modules will be tested independently. The final step will be integrating all the components into a system level testbench making use of the standard stimulus generator, driver, and combined scoreboard/checker classes. Random stimulus testing and various directed testing at the system level will be used to root out bugs. All coding will use System Verilog and be done in the Xilinx Vivado software.

The CPU was designed using the basic von Neumann architecture [5], however, changes and updates were made to fit this project's end goals. The CPU utilizes four main registers: the program counter (PC), memory access register (MAR), memory data register (MDR), and the instruction register (IR). There is also a special register, memory peripheral prdata (MPPRDTA) register. This means that there is no accumulator (ACC) or arithmetic logic unit (ALU). This is because our design goals did not require any arithmetic computations. The CPU also has an internal instruction memory, where the CPU will read instructions from. The CPU is not pipelined and is thus a single instruction processor. This also allows the processor to have dedicated stages for particular instructions as a pipelined system requires the CPU to go through all stages for each instruction. The instructions that the CPU reads and executes are 32 bits, where the most significant three bits are always for the opcode.

The Watchdog unit is a useful APB slave module for monitoring a system's operation. The WDT module triggers or sends a reset signal to the processor in case of various system malfunctions. This should restore regular system functions relatively quickly thus preventing long term "locking up" or freezing. The design is influenced by the official arm (Advanced RISC Machine) watchdog timer module, but is much more simplistic. There are three values that can be written to the watchdog module by user instructions: a clock divider integer, a timeout value, and a "kick" value. The signal handling for these values are also treated in a simplistic manner: the cock divider and timeout values can be a 21-bit integer, while the kick is only expecting a high (1) signal for activation. This simplicity makes for a small SoC environment, it does mean the watchdog timer module is less robust in catching and handling system problems.

IV. Main Body

A. Introduction

This report describes the design, development, implementation, and verification of a peripheral subsystem with an Advanced Peripheral Bus (APB) interface. The APB is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family [2]. AMBA defines how to manage and efficiently connect System-on-Chip (SoC) components. These components include a CPU, Memory (RAM), storage, and a myriad of input/output (I/O) devices.

Specifically, the SoC peripheral detailed in this report is the Watchdog timer/unit (WDT). The Watchdog unit is a useful APB slave module for monitoring a system's operation. The WDT module triggers or sends a reset signal to the processor in case of system malfunctions. This should restore regular system functions, and thus prevents the system from completely "locking up" or freezing.

The final outcome is a completed WDT APB subsystem, which is connected to a processor. All modules are proven to be properly designed and fully functional using testbenches using SystemVerilog [3].




Fig. 1. System level diagram of the full APB subsystem with CPU

Design of the Watchdog Timer is heavily influenced by the ARM Watchdog Module Technical Reference Manual [4] but with many simplifications. The processor design was influenced by Intel's lab: A Simple Processor [5]. This type of design involving processor

and peripherals communicating thru the APB bus is a simplified model of what could be implemented in an embedded device. A sophisticated Watchdog timer module is a critical component of spacecraft systems where human intervention when things go wrong is very difficult. A watchdog timer could be said to have saved the Pathfinder mission, whereas the Clementine spacecraft Geographos mission ended in failure due to the choice to not implement the hardware watchdog that was available, and instead use a software watchdog that didn't function properly when the system encountered a problem [6].

B. Goals and Design Overview

Overall System

The goal of this project is to design a peripheral subsystem, along with a memory unit. The chosen peripheral is the Watchdog module, which is an AMBA slave module. This project also entails designing a simple processor with an APB master interface, which connects to the aforementioned Watchdog peripheral subsystem. All of the subsystem's components, the processor, and the memory module are implemented using SystemVerilog.

The processor and peripheral subsystem are tested and verified separately using testbenches created in SystemVerilog. Finally, the overall system's functionality is verified with a constrained pseudo testbench, which consists of a checker, a monitor, and a scoreboard.

Complete system design and verification is completed in eight weeks.

Central Processing Unit (CPU)

The CPU simply executes instructions that it is given. The CPU does this in multiple steps or stages. Each instruction goes through the first four steps: Fetch1, Fetch2, Decode, and Execute. During the Fetch process, the CPU grabs the next instruction from the instruction memory (at the location specified by the PC) and stores it in the CPU's instruction register (IR). During the Decode stage, the instruction's opcode is decoded (using a decoder) so that the CPU knows which instruction to execute. In the execute stage, the CPU drives signals to the rest of the system. The CPU asserts the CPUDONE signal once the instruction is finished.

TABLE I CPU MODULES I/O SIGNALS

CPU Signal	Function	Input/Output	Size (Bits)
CCLK	Clock input	Input	1
CPURESET	Trigger a CPU reset	Input	1
RUN	Tells cpu to execute instructions	Input	1
CPUREADY	Signal sent from APB Master to alert the CPU that the instruction is complete	Input	1
INCPURESET	CPU Interrupt signal from WDT	Input	1
MPPRDATA	Data read from the memory peripheral for instruction 110	Input	21
APBMASTERENABLE	Enable the APB master/ tell the APB Master to run	Output	1
CPUSEL	Output signal that displays which instruction is being run	Output	8
CPUDONE	Signal that shows that the CPU has completed its instruction	Output	1
CPUPERPHRESET	Output signal to reset master and peripherals	Output	1
addr	Target address to either write or read from	Output	8
data	Data to write	Output	21




Fig. 2. High level diagram of the CPU Module

Instruction Set Architecture

Write:	3-bit Opcode	8-bit Address		21-bit Data	
Read:	3-bit Opcode	8-bit Address		21-bit xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxx
Instruction Memory Write:	3-bit Opcode 32-bit New Instructi	8-bit Address		21-bit XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xxxxxx
Memory read to WDT Write:	3-bit Opcode	8-bit WDT Write Addr	13-bit XXXXX	«xxxxxxxxxx	8-bit Memory Address

Fig. 3. The four instruction formats

The system has a 32 bit instruction set and the system uses an instruction set architecture (ISA) with four instruction formats (shown in the above image). The ISA uses 32 bit instructions, with a three bit opcode, and the remaining 29 bits vary based on the instruction. With a 3 bit opcode, the CPU has the ability to execute eight different instructions, but only 7 instructions are detailed in this report. An instruction with opcode "111 or 7" will stall the CPU and stall the subsystem as a result.

A list of instructions is given below:

TABLE II CPU INSTRUCTIONS

Opcode	Instruction	Function performed
000	Reset System	Set to default values
001	Write to Watchdog peripheral	Set various: Timeout, clock divider, kick
010	Watchdog read	Read values from WDT
011	Instruction Memory Write	Imem[addr] = Data
100	Memory Module Write	mem[addr] = Data
101	Memory Module Read	PRDATA = mem[addr]
110	Memory Module Read to WDT Write	Timeout, clock divider, kick = mem[addr]

Instructions are loaded into the system's dedicated instruction/program memory module. When a manual Reset System occurs, the CPU's PC is reset to 0 and all registers are set to their default values. A System reset will also occur when the WDT sends the CPU an interrupt/reset signal.

TABLE III
ADDITIONAL STAGES PER CPU INSTRUCTION

Opcode	Instruction	Additional Stages
000	Reset System	RESET
001	Write to Watchdog peripheral	IDLE
010	Watchdog read	IDLE
011	Instruction Memory Write	MEMORY1, MEMORY2, WRITEBACK1, WRITEBACK2
100	Memory Module Write	IDLE
101	Memory Module Read	IDLE
110	Memory Module Read to WDT Write	IDLE, MEMORY1

Different Instructions utilize more or different stages than the first four already mentioned (Fetch1, Fetch2, Decode, and Execute). The table above displays what those stages are.

<u>Instruction Memory Module</u>

The instruction memory module is contained inside the CPU module. The instruction memory stores the programs/instructions that the CPU will read and eventually execute. The instruction memory is 32 bits wide and 4KB deep. 4KB was chosen as the RAM size because this design would not need to execute a lot of instructions in memory. A smaller RAM size also conserves system resources.

Instruction Memory		
Address	Instruction/Data	
0	Instruction	
1	Instruction	
2	Instruction	
3	Instruction	
4095	Instruction	

Fig. 3. Simple diagram of the instruction memory Block RAM

The CPU can also simulate a write back to the instruction memory. However, since the instruction needs to be in the instruction memory already it is more akin to a "move instruction" instruction.

APB Master

The APB master drives the address and control signals to the APB slaves. The master does this by decoding the opcode and then driving the correct PSELECT. This system utilizes an APB master module that follows basic APB protocols, and thus this module can be incorporated into other systems utilizing the APB standard.




Fig. 4. High level diagram of the signals being passed between the CPU, APB Master, APB Slave, and Peripheral (WDT)

Watchdog Timer

A basic single stage Watchdog Timer implementation [7] was chosen. Upon reaching the timeout value the WDT will trigger a reset signal to the CPU. The internals of the module is seen in [Fig. 5] below:




Fig. 5. WatchDog Timer module

A brief description of the signals used is seen below.

- Clock Divider (8bit addr, 21bit data)
 - Increases WDT clock period by a multiple such that many clock cycles/instructions are run before WDT counter is incremented
- Timer reset/Kick (8bit addr, 21bit data) (active high is 21'h01 / low is 0)
 - o CPU uses this to reset the timer counter
- Timeout Value (8bit addr, 21bit data)
 - Set the # of cycles to pass until automatic CPU reset is triggered
- CPU Reset (High/Low)
 - WDT output signal to trigger CPU reset

Memory

The simple internals of the memory module is seen in [Fig. 6]:




Fig. 6. Memory Module (Peripheral)

An explanation of the input and output signals of the module follows below:

- ce/wren/rden (1bit)
 - These signals determine if the cpu will be reading from, or writing to the memory.
 If reading from memory, the rd_data output signal will be updated with the requested data.
- addr (8bit)
 - o This value will determine the register in memory to read from or write to.
- wr_data (21bit)
 - o This value will hold the data to be written into memory.

C. Realistic Constraints

The constraints can be looked at from multiple angles. The first angle is what could be the reason for poor implementation of the watchdog timer in a SoC design:

- 1) It takes time and knowledge to design and test an effective watchdog. There are tips and tricks to implementing the watchdog, and the design may need to be slightly adapted to the particular system as knowing the timing of tasks could be important for some implementations to be aware of best times to insert a kick instruction or flag in the user code. An already late project could lead to a substandard implementation, or the cost for labor for such time and knowledge needed for a good implementation could simply be too expensive to be worthwhile.
- 2) One could also consider cost as a constraint. Could chips with superior hardware watchdog timers be more costly? If designing a new chip, could purchasing superior blackbox watchdog timer modules to fit in the design be costly? Cost is certainly a constraint for any project.

Another angle to consider is why have a watchdog timer module in the first place? Some engineers find a WDT to be unnecessary^{WD4}, preferring to focus on writing error free firmware instead.

- 3) I think a constraint on the belief that a WDT is unnecessary is the strong social, ethical, and health and safety concerns. Watchdog timers are used in embedded systems for industrial applications, and it isn't a stretch to consider situations where the processor encounters an issue and the watchdog timeout is needed to put a system that controls dangerous hardware such as moving machinery, dangerous radiation, motors, etc. in a safe state. It may not be policy, but I think there is a certain expectation that the embedded system chosen would implement something as important as a WDT module as one method among many to prevent potential accidents to humans.
- 4) A major constraint in synthesizable RTL design is hardware constraints or manufacturability. For instance, FPGAs only have a certain amount of logic cells/units. This means that designs cannot be scalded indefinitely.
- 5) An ethical constraint that pertains to the CPU and WDT is the design's life span. Should hardware be designed to last for decades? While this might be great for consumers, it negatively affects designers, manufacturers and retailers economically. Should hardware designers emphasize profit over the design's durability and longevity in the market? This question is definitely complicated and skewed by technology's rapid evolution. Sometimes new products quickly become obsolete because a new better technology is developed.

D. Engineering Standards

The use of the ARM AMBA 3 APB protocol has played a big part in the design. The communication from CPU to peripherals is primarily done thru the APB interface which has some trickle down effects:

Master and Slave modules must be designed and tested to act as
intermediaries between the CPU and peripherals. This master/slave
designation dictates which device can initiate communication with another
device. In this case, the design had the CPU as the master, and all other
peripherals were designated as slaves. These master/slave modules also
had to be designed to follow the APB specification: the state diagram was
of significant importance.




Fig. 7. APB Master Finite State Machine (FSM)

 It also played a factor in what peripherals were chosen: picking a common and appropriate APB peripheral was important such that in the time available a proper design could be done based on a multitude of available references.

The 1800-2017 IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language is also worth mentioning, as the project was implemented in this language.

E. Alternative Designs and Design Choices

There weren't several different designs made for the CPU and Watchdog Timer that underwent scrutiny; however, certain design choices were consciously made in order to

simplify the project. In *section F* we describe some of these simplifications that introduced shortcomings in the design, whereas, in this section we will give some insight into options we could have considered to make the design more robust.

CPU

- The CPU could have been implemented using a pipelined design. This would decrease the CPU's steady state cycles per instruction or CPI. However, pipelining the CPU would increase overall design complexity.
- 2) The ALU and the accumulator register were removed from the CPU design. This was due to the fact that none of the aforementioned instructions that the CPU can run require arithmetic operations. Removing the ALU decreased the overall complexity of the CPU.
- 3) The ISA has four different instruction formats. This mainly because the instructions are 32 bits wide. This means that for the instruction memory write instruction (opcode 111 or 3), the CPU will need to read two consecutive instructions. The first instruction alerts the CPU that this is an instruction memory write instruction. The second instruction is the actual instruction that needs to be written or moved in the instruction memory.

Three changes to the CPU design were described here. These changes could be made later to improve the CPU's usability and performance.

Watchdog Timer

- A lock register could have been implemented that locks and unlocks write access
 to the other internal registers. This feature would provide some additional safety
 that the WDT registers would be overwritten during a system malfunction. This
 register could potentially use address x44 in the design, and expect different
 complicated data values to be written to activate and deactivate the locking
 mechanism.
- 2) The kick mechanism in the design expected a high value (21'h01) to be written to the register could have been replaced by a more complicated flag system that would allow catching the specific problem of an accidental jump out of the code area. The design could incorporate this feature by adding a few more registers that would directly correlate to flag registers. During the course of the user program, there would need to be instructions to set these flag registers to true as they are encountered. At some point there would be another special instruction that would cause those flag values to be checked- then if all the flag values were set to true, a successful "kick" would occur, otherwise a reset signal would need to be output, and the flags cleared for the next time.
- 3) Debug modes are popular for modules. To facilitate a debug mode, there could be an input signal that would stop the counter temporarily. This might be useful

when testing certain tasks and don't want to be concerned with the system timing to send kick signals when appropriate.

Three additions to the WDT design have been described, and while they each would add some benefit to the design, it should be apparent that the design choices that made it into the final design at least capture the main theme one would expect of a watchdog timer.

F. Technical analysis for system and subsystems

Due to time constraints the design was simplified. Below is a description of the simplifications made that would normally not appear in a production system:

Shortcomings of the CPU design:

- Not pipelined
 - Not pipelining the CPU increases the steady state CPI.
- No ALU
 - The CPU cannot execute arithmetic operations. This decreases the CPU's capabilities and usability.
- Only 7 instructions
 - The ISA does not utilize the 8th instruction slot. This slot could be used for another instruction, such as a memory peripheral move instruction.
- Instructions need to be loaded into the Instruction memory
 - This means that the design can only simulate an instruction memory write instruction. This is because the instruction to write must already be in the instruction memory. The CPU could have an additional stage called "READ", where the CPU waits for an instruction to come in from an input source and runs it.

Complicated ISA

The ISA became more complicated because each instruction is only 32 bits.
 Increasing the instruction size to 64 bits would allow a single instruction to hold the new instruction that needs to be written.

Shortcomings of the Watchdog Timer design:

- Simplified cpu reset/kick
 - A 0/1 signal could more easily be triggered accidentally thru cosmic bit flip, data corruption, etc
 - From a lack of using flags it won't catch an accidental jump out of code due to a bug/corruption
- Simplified follow-up action: only a cpu-reset is triggered
 - o Triggering other peripherals (sounding an alarm, etc) isn't addressed
 - No reset tracking counter or debug data is stored

G. Design validation for system and subsystems

CPU and Memory UNIT testing




Fig. 8. Write Instructions (opcode 001 and 100)




Fig. 9. Read Instructions (opcode 010 and 101)

For both read and write instructions:

- APBMASTERENABLE is set to 1.
- CPUSEL is set to the corresponding instruction number/ opcode.
- addr and data push their corresponding values to master.
- CPUDONE becomes 1 once CPUREADY is 1.




Fig. 10. Reset Instruction (opcode 000)




Fig. 11. Memory Peripheral Read to WDT Write (opcode 110)

- The CPU reads 21 bit data from the memory peripheral and stores it in the MPPRDATA register.
- The value in MPPRDATA is then written to the appropriate WDT value.

Watchdog Timer UNIT testing



Fig. 12. Write to the clock division register then to the timeout register.




Fig. 13. Reading back the clock division and timeout registers.




Fig. 14. Watching the counter timeout which then leads to a reset of the counter, clock division counter, the registers, and also activates the cpu_reset_trig signal to the CPU.




Fig. 15. Watching a CPU kick which resets the counter. Notice that the instruction somewhat goes through the APB so the states change, but the watchdog timer can act on a kick sooner than the transfer state.

Selected System Level Testing

```
[DRIVER] opcode = 2
                     addr = 22 data = 620a0 prdata = 0
----- [DRIVER-TRANSFER DONE: 3] -----
----- [DRIVER-TRANSFER: 4] -----
   Opcode: 010, addr:00100010, data: 000110000010000110001
   Opcode2: 010, addr2:00100010, data2: 001001000000010001111
     *** [CPU INSTR-WROTE 4] ***
[CHK-PASS - INSTR 1] Addr = 22, Data :: Expected = 0 Actual = 0
[CHK-PASS - INSTR 2] Addr = 22, Data :: Expected = 0 Actual = 0
[DRIVER] opcode = 2 addr = 22 data = 30431 prdata = 0
----- [DRIVER-TRANSFER DONE: 4] -----
----- [DRIVER-TRANSFER: 5] -----
   Opcode: 001, addr:00010001, data: 00110010001000100100
   Opcode2: 010, addr2:00010001, data2: 0001101000110101111010
     *** [CPU INSTR-WROTE 5] ***
[SCB-PASS] WDT Write:: Addr = 11,
                                  Data = 64424
[CHK-PASS] Addr = 11, Data :: Expected = 64424 Actual = 64424
[DRIVER] opcode = 1 addr = 11 data = 64424 prdata = 64424
----- [DRIVER-TRANSFER DONE: 5] -----
----- [DRIVER-TRANSFER: 6] -----
   Opcode: 010, addr:00110011, data: 101000010101001100100
   Opcode2: 001, addr2:00110011, data2: 011000000110011000101
     *** [CPU INSTR-WROTE 6] ***
[CHK-PASS - INSTR 1] Addr = 33, Data :: Expected = 1c0793 Actual = 1c0793
[SCB-PASS - INSTR 2] WDT Write:: Addr = 33, Data = c0cc5
[DRIVER] opcode = 2 addr = 33 data = 142a64 prdata = 1c0793
----- [DRIVER-TRANSFER DONE: 6] -----
----- [DRIVER-TRANSFER: 7] -----
   Opcode: 001, addr:00010001, data: 010011100101010110100
   Opcode2: 010, addr2:00010001, data2: 010100000000100000010
     *** [CPU INSTR-WROTE 7] ***
[SCB-PASS] WDT Write:: Addr = 11, Data = 9cab4
[CHK-PASS] Addr = 11, Data :: Expected = 9cab4 Actual = 9cab4
[DRIVER] opcode = 1 addr = 11 data = 9cab4 prdata = 9cab4
----- [DRIVER-TRANSFER DONE: 7] -----
----- [DRIVER-TRANSFER: 8] -----
   Opcode: 100, addr:10000011, data: 001110111110101110010
   Opcode2: 101, addr2:10000011, data2: 111011111011000011100
     *** [CPU INSTR-WROTE 8] ***
[SCB-PASS] MemPer Write:: Addr = 83,
                                    Data = 77d72
[CHK-PASS] Addr = 83, Data :: Expected = 77d72 Actual = 77d72
                     addr = 83 data = 77d72 prdata = 77d72
[DRIVER] opcode = 4
----- [DRIVER-TRANSFER DONE: 8] -----
       IDDITION MORNIGODO 01
```

Fig. 16. This shows the messages generated by the driver/scoreboard/checker for the RANDOM test. Notice a mixture of watchdog timer instructions and memory module instructions. For the random tests the watchdog read is set to follow a watchdog write for convenience.

H. Test Plan

The previous section G holds all the screenshots for system validation, but in this section we explain our test strategy that resulted in those screenshots. The testing is broken down into unit level, and system level testing, with similar tests for each to verify module functionality.

Unit Level

- CPU 2 tests
 - o cpu reset, cpu instruction memory write
- Watchdog Timer 4 basic tests
 - read/write registers, successful timeout, successful kick, successful reset (from cpu)
- Memory Module 1 basic test
 - o read/write registers

System Level

- Random Tests
- Directed Tests 2 detailed tests
 - Multiple writes to WDT, read back the values, reset instruction, read back WDT (default) values. Kick WDT to reset timer countdown. Let WDT timeout.
 - Write data to memory module, use data in memory module to write to WDT registers. Read back WDT register values.

[Fig. 17] describes how the system was coded:

- TEST is a System Verilog *program*
- ENVIRONMENT, TRANSACTION, GENERATOR, DRIVER, MONITOR, and SCOREBOARD/CHECKER are all System Verilog classes
- MEM INF, CPU IF, SYS IF are System Verilog interfaces
- Most of the classes were inserted into a System Verilog package for ease in compilation in Xilinx Vivado
- All other files were System Verilog modules




Fig. 17. High level diagram of the system level testing environment [8]

The testing consists of manipulating two instructions at a time with the following six components:

```
opcode / addr / data
opcode_2 / addr_2 / data_2
```

Once the initial instructions are filled into the CPU ram the system can "start".

I. Project Planning and Management

Our project management plan involves the following to stay on track:

- 1. A GroupMe room for asynchronous messaging which is more convenient than simply emailing.
- 2. Private zoom meetings during the week to keep in touch.
- 3. Using Google Doc/Sheets/Slides for sharing and multi-user editing of our documents.

The task breakdown is centered around splitting up the Processor/APB Master related information to Richard and the Watchdog Timer/APB Slave information to Noel.

The Gantt chart schedule was adhered to for phase one of the project (up to the midterm presentation); however, the technical issues in phase 2 involving the integration of the

CPU and watchdog timer designs into the system environment took time and became the main focus. Auxiliary tasks were then continuously pushed back.

V. Conclusions

The approach taken for the Watchdog timer module was a simple single-stage design with a very simple high/low signal for resetting the timer. This simplicity would make for a poor implementation for an embedded device due to lacking persistent debug data stored in the WDT module, and the timer countdown reset mechanism is too easily triggered allowing a process going haywire to potentially keep resetting the WDT accidentally. That said, the simple model is still helpful in exploring the APB specification and interaction between APB Masters and APB Slaves by using the Processor, Memory module and WDT peripheral.

The CPU is a simple processor, which follows the fetch-decode-execute instruction cycle. The processor uses a 32 bit instruction set with a 3 bit opcode. Thus, this system can execute up to eight different instructions. If more instructions are to be added, then more bits would need to be allocated for the opcode. The CPU drives the address and data, which are contained in the 32 bit instructions, to the APB master. The CPU is also connected to the WDT peripheral. When the WDT's timeout counter finishes, the WDT drives an interrupt/reset signal to the CPU. This resets the CPU and the rest of the system.

One challenge involved satisfying requirements for the Processor/Peripheral/APB Spec while simplifying things to a manageable level. This was solved by making use of existing designs and just paring them down. Once we did that other concerns cropped up: for example when simplifying the ARM design, most of the signals going through the APB bus were eliminated, while only the independent signals remained that went through another path between Processor and Peripheral. The solution was to move some signals to be transferred through the APB bus as the APB bus is an integral part of the project.

Another challenge was realizing that even though tasks can be broken down and assigned to different individuals, when tasks intersect we need to come together and hash out the interactions required- like between the processor and peripheral for example. Doing this while trying to meet other task deadlines and work independently takes some planning and scheduling, but was solved with regularly communicating through GroupMe or Zoom as needed.

Having a good management plan is a big lesson learned. With a big project with many parts, it was helpful and also a relief to have small manageable tasks and deadlines to complete.

VI. References

- [1] "Von Neumann Architecture," *Computer Science GCSE GURU*. [Online]. Available: https://www.computerscience.gcse.guru/theory/von-neumann-architecture. [Accessed: 11-Dec-2020].
- [2] "AMBA APB Protocol Specification Version 2.0," *Documentation Arm Developer*. [Online]. Available: https://developer.arm.com/documentation/ddi0270/b/. [Accessed: 11-Dec-2020].
- [3] "IEEE 1800-2017 IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," *IEEE SA The IEEE Standards Association Home*. [Online]. Available: https://standards.ieee.org/standard/1800-2017.html. [Accessed: 11-Dec-2020].
- [4] "ARM Watchdog Module (SP805) Technical Reference Manual," *Documentation Arm Developer*. [Online]. Available: https://developer.arm.com/documentation/ddi0270/b/. [Accessed: 11-Dec-2020].
- [5] "Laboratory Exercise 9 A Simple Processor." Intel Corporation, 2016.
- [6] J. Ganssle, "Great Watchdog Timers For Embedded Systems," *Designing Great Watchdog Timers for Embedded Systems*. [Online]. Available: http://www.ganssle.com/watchdogs.htm. [Accessed: 11-Dec-2020].
- [7] "Watchdog timer," *Wikipedia*. [Online]. Available: https://en.wikipedia.org/wiki/Watchdog_timer. [Accessed: 11-Dec-2020].
- [8] "SystemVerilog TestBench Example 01," *Verification Guide*. [Online]. Available: https://verificationguide.com/systemverilog-examples/systemverilog-testbench-example-01/. [Accessed: 11-Dec-2020].

Appendices

A. GANTT chart

NUMB ER TASK TITLE OWNER DATE DUE DATE 0.1 Presentation Requirements 0.2 Final Project 0.2 A Presentation 10/23/20 11/29/20 12/11/20 1 I. Cover Page and Table of Contents 10/18/20 11/22/20 11/210/20 11/22/20 11/210/20 11/22/20 12/10/20 11/22/20 12/10/20 11/22/20 12/10/20 11/22/20 12/10/20 11/22/20 12/10/20 12/10/20 12/10/20 13/10/20 14 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Noel 10/8/20 10/11/20 10/11/20 10/11/20 10/11/20	/13 W14	4 W15
0.1.A Presentation 10/23/20 0.2 Final Project 10/25/20 12/10/20 0.2.A Presentation 11/29/20 12/11/20 1 I. Cover Page and Table of Contents Noel 10/18/20 10/24/20 2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body IV. Main body Richard 10/8/20 10/11/20		
0.2 Final Project 10/25/20 12/10/20 0.2.A Presentation 11/29/20 12/11/20 1 I. Cover Page and Table of Contents Noel 10/18/20 10/24/20 2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
0.2.A Presentation 11/29/20 12/11/20 1 I. Cover Page and Table of Contents Noel 10/18/20 10/24/20 2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
1 I. Cover Page and Table of Contents Noel 10/18/20 10/24/20 2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
2 II. Signature (approval) of each team member Shared 11/22/20 12/10/20 3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
3 III. Executive Summary (5%) Shared 11/22/20 12/10/20 4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
4 IV. Main body 4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
4.1 A. Introduction 4.1.A First 3 points Richard 10/8/20 10/11/20		
4.1.A First 3 points Richard 10/8/20 10/11/20		
4.1.B Next 2 points Noel 10/8/20 10/11/20		
4.2 B. Goals and Design Overview		
4.2.A CPU (Master) Richard 10/8/20 10/11/20		
4.2.B Watchdog Timer Noel 10/8/20 10/11/20		
4-3 C. Realistic Constraints (10%) Shared 11/22/20 12/10/20		
4.4 D. Engineering Standards (5%) Shared 11/22/20 12/10/20		
E. Alternative Designs and Design Choices 4-5 (10%) Shared		
4.5.A CPU (Master) Richard 10/17/20 10/31/20		
4.5.B Watchdog Timer Noel 10/17/20 10/31/20		
F. Technical analysis for system and 4.6 subsystems (10%) Shared		
4.6.A CPU (Master) Richard 11/22/20 12/10/20		
4.6.B Watchdog Timer Noel 11/22/20 12/10/20		
G. Design validation for system and 4.7 subsystems (10%) Shared		
4.7.A CPU (Master) Richard 11/1/20 11/21/20		
4.7.B Watchdog Timer Noel 11/1/20 11/21/20		ШШ
4.8 H. Test plan (5%) Shared		
4.8.A CPU (Master) Richard 11/1/20 11/21/20	ШШ	
4.8.B Watchdog Timer Noel 11/1/20 11/21/20		
4.8.C System Level Shared 11/8/20 12/10/20		
4.9 I. Project Planning and Management Shared 10/8/20 10/16/20		
5 V. Conclusions		
5.1 Presentation Requirement Shared 10/8/20 10/16/20		
5.2 Final Requiement Shared 11/22/20 12/10/20		
6 VI. References Shared		
6.1 Presentation Requirement Shared 10/8/20 10/16/20		
6.2 Final Requiement Shared 11/22/20 12/10/20		

B. Watchdog UNIT test code

1. Watchdog Timer Module

```
1 // NOTE: all active signals are HIGH (1)
2 module WDT (pclk, paddr, pwdata, wren, rden, prdata, cpu forced reset,
cpu reset trig); 3
4 input pclk, wren, rden, cpu forced reset;
5 input [7:0] paddr;
6 input [20:0] pwdata;
7 output reg [20:0] prdata;
8 output reg cpu reset trig;
10 reg [20:0] mem [0:2];
11 reg [7:0] new addr;
12 reg [20:0] counter, clk div counter;
13 bit default counter;
15 // parameters
    //////// 16 // cpu instructions use these addresses to set internal
registers in the WDT 17 parameter CLOCK_DIVIDER_ADDR = 8'h11;
18 parameter KICK ADDR = 8'h22;
19 parameter TIMEOUT ADDR = 8'h33;
20
21 // internal register memory has a much lower, contiquous set
of addresses 22 parameter INT REG CLK DIV = 0;
23 parameter INT REG KICK = 1;
24 parameter INT REG TIMEOUT = 2;
26 // default values for the internal registers upon generic reset
27 parameter DEFAULT CLK DIV = 21'h0; // no clock division
28 parameter DEFAULT TIMEOUT = 21'h19; // 25 cycles default
29 parameter DEFAULT KICK = 21'h0;
30
31 parameter EXPECTED KICK VALUE = 21'h01; // expected active signal for a
    "cpu kick"
32
33 initial mem[INT REG CLK DIV] = DEFAULT CLK DIV;
34 initial mem[INT REG TIMEOUT] = DEFAULT TIMEOUT;
35 initial mem[INT REG KICK] = DEFAULT KICK;
36 initial counter = 0;
37 initial clk div counter = 0;
39 // assignment statements
    /////// 40 //assign rd data = mem[new_addr]; // rd_data always
populated. Ignore in-between values
41
42 // always blocks
    ////// 43 // adjust input address from CPU (addr) to match the internal
register memory addresses 44 always @ (posedge pclk) begin
45 if (paddr == CLOCK DIVIDER ADDR)
46 new addr <= INT REG CLK DIV;
```

```
47 else if (paddr == KICK ADDR)
48 new addr <= INT REG KICK;
49 else if (paddr == TIMEOUT ADDR)
50 new addr <= INT REG TIMEOUT;</pre>
51 else
52 new addr <= 5; // invalid address for the watchdog
54 end // always block
56 // logic for reading or writing writing to internal (register) memory or
rd data output 57 always @ (posedge pclk iff new addr != 5 ) begin
58 if (cpu forced reset == 1 || counter == mem[INT REG TIMEOUT]) begin // ||
         default counter != 1) begin // Set defaults (stored value not
         important for the kick (use immediately))
59 mem[INT_REG_CLK DIV] <= DEFAULT CLK DIV;
60 mem[INT REG TIMEOUT] <= DEFAULT TIMEOUT;
61 mem[INT REG KICK] <= DEFAULT KICK;
62 default counter <= 1; // used to initialize
             registers/variables to default values at first
             clock cycle
63 end
64 else if (wren)
65 mem[new addr] <= pwdata; // write the value from the cpu instruction into
            internal (register) memory
66 else if (rden)
67 prdata <= mem[new addr];
68 end // always block
69
70 // counter logic
71 always @ (posedge pclk) begin
72 if (cpu forced reset == 1) // || default counter != 1)
73 counter <= 1;
    74 else if ((paddr == KICK ADDR && pwdata == EXPECTED KICK VALUE) ||
counter == mem[ INT REG TIMEOUT]) // check for a "kick" from cpu or timeout
75 counter <= 1;
76 else if (clk div counter == mem[INT REG CLK DIV])
77 counter <= counter + 1; // increment the counter 78 end // always
block
79
80 // clk div logic
81 always @ (posedge pclk) begin
82 if (cpu_forced_reset == 1 || clk_div_counter ==
         mem[INT REG CLK DIV]) // || default counter != 1)
83 clk div counter <= 0; // roll clock division counter back to 0
    84 else if ((paddr == KICK_ADDR && pwdata == EXPECTED_KICK_VALUE) ||
counter == mem[ INT REG TIMEOUT]) // check for a "kick" from cpu or timeout
85 clk div counter <= 0; // roll clock division counter back to 0
86 else
87 clk div counter <= clk div counter + 1;
88 end // always block
90 // cpu reset trigger logic
91 always @ (posedge pclk) begin
92 if (cpu_forced_reset == 1 || cpu_reset_trig == 1)
93 cpu reset trig <= 0;
94 else if (counter == mem[INT REG TIMEOUT]) // check if cpu reset trigger
```

```
should be asserted
95 cpu reset trig <= 1;
96 end
97
98 endmodule : WDT
         APB Module
1 `timescale 1ns / 1ps
3 module APB Slave WDT(pclk, presetn, paddr, psel, penable, pwrite,
    pwdata, wait time, cpu forced reset, prdata, pready, wren, rden,
    prdata out, ce);
4
5 input logic pclk, presetn, psel, penable, pwrite,
cpu forced reset; 6 input logic [7:0] paddr;
7 input logic [20:0] pwdata;
8 input logic [3:0] wait_time;
9 input logic [20:0] prdata;
10 output logic [20:0] prdata out;
11 output logic pready, wren, rden;
12 output logic ce;
13
14 logic [3:0] wait counter;
15
16 // enums
    17 enum logic [1:0]
18 {
19 IDLE = 2'b00,
20 SETUP = 2'b01,
21 \text{ WAITT} = 2'b10,
22 TRANSFER = 2'b11
23 } next state, curr state;
24
25
26 // assign statements
    ///////// 27 assign pready = psel && penable && (wait counter ==
wait time);
28 assign prdata out = pready && prdata;
29 // always blocks
    30 // next state handling
31 always comb begin
32 case (curr state)
33 IDLE : begin
34 ce = 0; wren = 0; rden = 0;
35 if ((psel) && (~penable))
36 next state = SETUP; //2'b01;
37 else
38 next state = IDLE; //2'b00;
39 end
```

```
40 SETUP : begin
41 wren = pwrite; rden = ~pwrite;
42 if ((psel) && (penable) && (~pready) && (wait counter < wait time))
begin 43 next state = WAITT; //2'b10;
44 \text{ ce} = 0;
45 end
46 else begin
47 next state = TRANSFER; //2'b11;
48 \text{ ce} = 1;
49 end
50 end
51 WAITT : begin
52 if ((psel) && (penable) && (wait counter === wait time)) begin //(pready))
                 begin
53 next state = TRANSFER; //2'b11;
54 \text{ ce} = 1;
55 end
56 else
57 next state = WAITT; //2'b10;
58 end
59 TRANSFER : begin
60 ce = 0;
61 if ((psel) && (~penable) &&
(pready)) 62 next state = SETUP;
//2'b01;
63 else
64 next state = IDLE; //2'b00;
65 end
66 endcase
67 end // always comb
68
69 // wait counter handling
70 always ff @ (posedge pclk or presetn) begin
71 if (~presetn)
72 wait counter <= 0;
73 else if (next state == SETUP)
74 wait counter <= 0;
75 else if ((next state == WAITT) && (wait counter <
wait time)) 76 ++wait counter;
77 end // always ff
78
79 // logic for current state status
80 always_ff @ (posedge pclk) begin
81 if (~presetn)
82 curr state <= IDLE;
83 else
84 curr state <= next state;
85 end // always_ff
87 endmodule : APB Slave WDT
            Testbench
```

1 `timescale 1ns / 1ps

```
3 // the unit test for the WDT and APB slave module
 4 module apb slave wdt testbench;
 6 bit pclk, presetn, psel, penable, pwrite, pready, wren, rden,
     cpu forced reset, cpu reset trig, ce;
 7 bit [7:0] paddr;
 8 bit [20:0] pwdata, prdata, prdata out;
 9 bit [3:0] wait time;
10
11
12 // DUT instantiation
13 APB Slave WDT apb wdt inst1 (.*);
14 WDT wdt inst1(.*);
15
16 // setup clock
17 always #5 pclk = ~pclk;
18
19 initial begin
20 pclk = 0;
21 wait time = 0; // tested 0 case and 3
23 // Drive reset
24 presetn <= 0;
25 repeat(2) @(posedge pclk)
26 #1;
27 presetn <= 1; // disable reset
29 // setup for first write clock divider
30 @(posedge pclk)
31 #1;
32 paddr <= 8'h11;
33 pwdata <= 21'h01;
34 pwrite <= 1'b1;
35 psel <= 1'b1;
37 // Toggle PEnable and thus PReady
38 @(posedge pclk)
39 #1;
40 penable <= 1'b1;
41 repeat (wait time) @ (posedge pclk);
42 // write transaction should occur
43
44 // transition
45 @ (posedge pclk)
46 #1;
47 penable <= 1'b0;
48 pwrite <= 1'b0;
49 psel <= 1'b0;
51 // setup for second write to timeout value
52 @(posedge pclk)
53 #1;
54 paddr <= 8'h33;
55 pwdata <= 21'h0A; // 10 cc
56 pwrite <= 1'b1;
57 psel <= 1'b1;
58
```

```
59 // Toggle PEnable and thus PReady
 60 @ (posedge pclk)
 61 #1;
 62 penable <= 1'b1;
 63 repeat (wait time) @(posedge pclk);
 64 // write transaction should occur
 66 // transition
 67 @(posedge pclk)
 68 #1;
 69 penable <= 1'b0;
 70 pwrite <= 1'b0;
 71 psel <= 1'b0;
 72
 73 // read what is in clock divider reg
 74 @ (posedge pclk)
 75 #1;
 76 paddr <= 8'h11;
 77 psel <= 1'b1;
 79 // Toggle PEnable and PReady
 80 @(posedge pclk)
 81 #1;
 82 penable <= 1'b1;
 83 // read transaction should occur
 84
 85 // transition
 86 @(posedge pclk)
 87 #1;
 88 penable <= 1'b0;
 89 pwrite <= 1'b0;
 90 psel <= 1'b0;
 92 // read what is in timeout reg
 93 @(posedge pclk)
 94 #1;
 95 paddr <= 8'h33;
 96 psel <= 1'b1;
 97
 98 // Toggle PEnable and PReady
 99 @ (posedge pclk)
100 #1;
101 penable <= 1'b1;
102 // read transaction should occur
103
104 // expect a cpu reset trig after few cycles
105 repeat (10)@(posedge pclk);
106 #1;
107
108 // transition
109 @(posedge pclk)
110 #1;
111 penable <= 1'b0;
112 pwrite <= 1'b0;
113 psel <= 1'b0;
114
115 // wait few cycles then write to timer kick register (direct from CPU) and
```

```
watch internal wdt counter reset
116 repeat (4)@(posedge pclk);
117 #1;
118 pwrite <= 1'b1;
119 psel <= 1'b1;
120 paddr <= 8'h22;
121 pwdata <= 21'h01;
122
123 // Toggle PEnable and thus PReady
124 @ (posedge pclk)
125 #1;
126 penable <= 1'b1;
127 repeat (wait time) @ (posedge pclk);
128 // write transaction should occur
129
130 // transition
131 @(posedge pclk)
132 #1;
133 penable <= 1'b0;
134 pwrite <= 1'b0;
135 psel <= 1'b0;
136
137 // disable kick
138 @(posedge pclk)
139 #1;
140 paddr <= 8'h22;
141 pwdata <= 21'h00;
142 pwrite <= 1'b1;
143 psel <= 1'b1;
144
145 // Toggle PEnable and thus
PReady 146 @ (posedge pclk)
147 #1;
148 penable <= 1'b1;
149 // write should occur
150
151 end
152
153 endmodule :
apb slave wdt testbench 154
```

C. CPU code

1. Cpu Module

```
1 module cpu(input logic RUN, input logic CPUPREADY,
2 input logic CCLK,input logic INCPURESET, output logic
APBMASTERENABLE, 3 output logic [7:0] addr, output logic [20:0]
```

```
data, output logic[7:0] CPUSEL, 4 input logic CPURESET, output
 logic CPUDONE, output logic CPUPERPHRESET, 5 input logic [20:0]
 MPPRDATA);
 6
 7 //Define constants
 8 `define data size 32
 9 `define addr size 12
10 `define decoder output_size 8
11 //Write, Read from main memeory
12 logic ce, mem wren, mem rden, mem cpu ready, MWRITE;
13 logic [`data size - 1:0] wr instruction, rd instruction;
14
15 //Program counter, Memory access register
16 logic [`addr size - 1:0] PC, MAR;
17 //Memory data register, Instruction register
18 logic [`data size - 1:0] MDR, IR;
19
20 //Store value returned by Mem Peripheral
21 logic[`data size - 1:0] MPERR;
23 //Decode the instruction
24 logic instr decoder enable;
25 logic ['decoder output size - 1:0] instr decoder output;
27 // Store the current and next state
28 enum logic [4:0]{
29 FETCH1 = 5'b000,
30 FETCH2 = 5'b001,
31 DECODE = 5'b010,
32 EXECUTE = 5'b011,
33 IDLE = 5'b100,//Final or rest state
34 MEMORY1 = 5'b101,// Special State for writing to the Instruction mem or
         wdt with data from mem peripheral
35 MEMORY2 = 5'b110, // Special State for writing to the
Instruction mem 36 WRITEBACK1 = 5'b111, // Special State for
writing to the Instruction mem 37 WRITEBACK2 = 5'b1000, // Special
State for writing to the Instruction mem 38 RESET = 5'b1001 //
Special State for reseting the cpu and perph 39 } next state,
curr state;
40
41 task cpu reset;
42 begin
43 CPUPERPHRESET <= 1;
44 CPUDONE <= 1;
45 PC \leq 0;
46 MAR <= 0;
47 APBMASTERENABLE <= 0;
48 addr <= 0;
49 data <= 0;
50 CPUSEL <= 0;
51 MWRITE <= 0;
52 end
53 endtask: cpu reset;
54
55 task new instr;
56 begin
57 MAR <= PC;
```

```
58 APBMASTERENABLE <= 0;
 59 addr <= 0;
 60 data <= 0;
 61 CPUSEL <= 0;
 62 MWRITE <= 0;
 63 CPUDONE <= 1;
 64 end
 65 endtask: new instr
 67 task readyToRW(input read on, input write on); // Push values for reading and
      writting to Instruction mem
 68 begin
 69 mem wren <= write on;
 70 mem rden <= read on;
 71 ce <= 1;
 72 end
 73 endtask:readyToRW
 75 //Instruction memory
 76 mainMem imemory (MAR, ce, mem wren, mem rden, wr instruction,
      rd instruction, CCLK, mem cpu ready);
 77 //Instruction Decoder
 78 threeBitDecoder instrDecoder(IR[31:29],instr decoder enable,
      instr decoder output); //8-bit out
 79
 80 //Current State logic
 81 always ff@(posedge CCLK or posedge CPURESET or posedge
 INCPURESET) begin 82 if (CPURESET) begin //CPU Reset signal
 83 curr state <= RESET;
 84 end else if(INCPURESET) begin //Interrupt signal from
 peripheral 85 curr state <= RESET;</pre>
 86 end else begin
 87 curr state <= next_state;
 88 end
 89 end
 90
 91 //Drive signals
 92 always ff@(posedge CCLK) begin
 93 case (curr state)
 94 FETCH1:begin//Fetch the next instruction from the Instruction
 memory 95 CPUDONE <= 0;
 96 CPUPERPHRESET <= 0;
 97 if (RUN) begin
 98 MAR <= PC;
 99 end else begin
100 MAR <= MAR;
101 end
102 end
103 FETCH2:begin//Fetch the next instruction from the Instruction
memory 104 PC <= PC + 1;
105 MDR <= rd instruction;
106 end
107
108 DECODE:begin
109 MAR <= PC;
110 IR <= MDR;
```

```
111 end
112
113 EXECUTE:begin
114 if(!IR) begin // No instruction
115 APBMASTERENABLE <= 0;
116 PC <= PC;
117 end else if (IR) begin
 118 if (instr decoder output == 8'h01 || instr decoder output == 8'h02 ||
 119 instr decoder output == 8'h04 || instr decoder output == 8'h05) begin
120 CPUSEL <= instr decoder output;
121 addr <= IR[28:21];
122 data <= IR[20:0];
123 APBMASTERENABLE <= 1;
124 PC <= PC;
  125 end else if (instr decoder output == 8'h03) begin//Instruction Mem
                             Write Instruction
126 PC <= PC + 1;
127 APBMASTERENABLE <= 0;
  128 end else if (instr decoder output == 8'h06) begin 129
  CPUSEL <= instr decoder output; //Read from Mem Peripheral
130 addr <= IR[7:0];
131 data <= 0; //Dont care
132 APBMASTERENABLE <= 1;
133 PC <= PC;
134 end else if (instr decoder output == 8'h07) begin //Invalid instruction 135
PC <= PC;
136 APBMASTERENABLE <= 0;
137 end else if(!instr decoder output) begin //Reset
139 end else begin //Unknown State
140 end
141 end
143 //Stages for special write instructions i.e.
OpCode=011, 110 144 MEMORY1:begin
145 //Read from mem peripheral and write to wdt
146 if (instr decoder output == 8'h01) begin
147 IR[20:0] <= MPERR;
148 end else
149 IR <=IR;
150 end
151 MEMORY2:begin
152 MDR <= rd instruction;
153 end
154 WRITEBACK1:begin
155 wr instruction <= MDR;
156 MAR[11:8] <= 4'b0000;
157 MAR[7:0] <= IR[28:21];
158 MWRITE <= 1;
159 end
160 WRITEBACK2:begin
161 end
162
163 //State for waiting for current instruction to finish
164 IDLE:begin
165 MWRITE <= 0;
```

```
166 if (!CPUPREADY && !mem cpu ready) begin
167 end else begin
168 if (instr decoder output == 8'h06) begin
169 MPERR <= MPPRDATA; //Data Read from Mem peripheral 170
IR[31:29] <= 3'b001; //WDT Instruction</pre>
171 end else if (instr decoder output != 8'h06) begin
172 new instr;
173 end
174 end
175 end
176
177 //State to handle reset instructions
178 RESET:begin
179 cpu reset;
180 end
181 endcase
182 end
183
184 //Next state logic/ Control Unit FSM
185 always comb begin
186 case (curr state)
187 FETCH1:begin//Fetch the next instruction from the Instruction
memory 188 if (RUN) begin
189 readyToRW(!MWRITE, MWRITE);//Prepare memory to read next instruction
190 next state = curr state.next;
191 end else begin
192 next state = curr state;
193 end
194 end
195 FETCH2:begin//Fetch the next instruction from the Instruction
memory 196 next state = curr state.next;
197 end
198
199 DECODE:begin
200 instr decoder enable <= 1;
201 readyToRW(!MWRITE, MWRITE);//Prepare memory to read next
instruction 202 next state = curr state.next;
203 end
204
205 EXECUTE:begin
206 if(!IR) begin // No instruction
207 next state = IDLE;//IDLE, instruction is done
208 end else if(IR) begin
209 if(instr decoder output == 8'h01 || instr decoder output == 8'h02 || 210
    instr decoder output == 8'h04 || instr decoder output == 8'h05) begin
       211 next state = IDLE; //IDLE, instruction is done 212 end else
if (instr decoder output == 8'h03) begin//Instruction Mem Write Instruction
213 next state = MEMORY1;//Memory Write Instruction requires additional
                                  stages
214 end else if (instr decoder output == 8'h06) begin 215
next state = IDLE;
216 end else if (instr decoder output == 8'h07) begin //Invalid instruction 217
next state = curr state;
218 end else if(!instr decoder output) begin //Reset 219
next state = RESET;//RESET, instruction is done 220 end
221 end else begin //Unknown State
```

```
222 next state = curr state.first;
223 end
224 end
225
226 //Stages for special write instructions i.e.
OpCode=011, 110 227 MEMORY1:begin
228 //Read from mem peripheral and write to wdt
229 if(instr decoder output == 8'h01) begin
230 next state = EXECUTE;
231 end else
232 next state = curr state.next;
233 end
234 MEMORY2:begin
235 next state = curr state.next;
236 end
237 WRITEBACK1:begin
238 next state = curr state.next;
239 end
240 WRITEBACK2:begin
241 readyToRW(!MWRITE, MWRITE);//Write new instruction to Instruction
mem 242 next state = IDLE;
243 end
244
245 //State for waiting for current instruction to finish
246 IDLE:begin
247 if(!CPUPREADY && !mem_cpu_ready)begin
248 next state = curr state;
249 end else begin
250 if (instr decoder output == 8'h06) begin
251 next state = MEMORY1;
252 end else if (instr decoder output != 8'h06) begin
253 ce <= 0;
254 instr decoder enable <= 0;
255 next state = curr state.first;
256 end
257 end
258 end
259
260 //State to handle reset
instructions 261 RESET:begin
262 ce <= 0;
263 instr decoder enable <= 0; 264
next state = curr state.first; 265
end
266 endcase
267 end
268
269 endmodule:cpu
```

CPU Testbench

```
1 module cpuTestBench;
2
3
```

```
4 bit clk = 0;
 5 always begin
 6 clk = \simclk;#5; //10ns Period
 7 end
 9 bit RUN;
10 bit CPUPREADY;
11 bit INCPURESET;
12 bit CPURESET;
13 logic[7:0] CPUSEL;
14 logic APBMASTERENABLE;
15 logic [7:0] addr;
16 logic [20:0] data;
17 logic CPUDONE;
18 logic CPUPERPHRESET;
19 logic [20:0] MPPRDATA;
20
21 int ploc = 0;
22 cpu dut (RUN, CPUPREADY, clk,
23 INCPURESET, APBMASTERENABLE, addr, data, CPUSEL, CPURESET,
24 CPUDONE, CPUPERPHRESET, MPPRDATA);
26 task cpu reset;
27 @(posedge clk); #1;
28 CPURESET = 1;
29 @ (posedge clk); #1;
30 CPURESET = 0;
31 @(posedge clk); #1;
32 endtask:cpu reset
33 //Add an instruction to the main memory for the cpu to run
34 task ram write(input logic [31:0] instr);
35 @(posedge clk); #1;
36 dut.imemory.mem[ploc] = instr;
37 RUN = 1;
38 CPUPREADY = 0;
39 ploc++;
41 @(posedge clk);
42 @ (posedge clk);
43 @(posedge clk);
44 @(posedge clk);
45 @ (posedge clk);
46 @(posedge clk);
47 @ (posedge clk); #1;
48
49 CPUPREADY = 1;
50
51 wait (CPUDONE);
52 RUN = 0;
53 @(posedge clk);
54 endtask: ram write;
55 //Add a main mem Write instr to the main memory
56 task ram write instr(input logic [31:0] write instr, input logic [31:0]
new instr); 57 @(posedge clk); #1;
58 dut.imemory.mem[ploc] = write_instr;
59 ploc++;
60 dut.imemory.mem[ploc] = new instr;
```

```
61 RUN = 1;
 62 CPUPREADY = 0;
 63 ploc++;
 64
65 @(posedge clk);
 66 @(posedge clk);
 67 @(posedge clk);
 68 @(posedge clk);
 69 @(posedge clk); #1;
 71 CPUPREADY = 1;
 72
73 wait (CPUDONE);
74 RUN = 0;
 75 @(posedge clk); #1;
 76
 77 endtask: ram_write_instr;
 78
79 initial begin
 80 cpu reset;
 81
 82 for (int i=0; i<4096; i++) begin
 83 dut.imemory.mem[i] = 0;
 84 end
 85
 86 //Write
 ram write (32'b001 00010001 0000000000000000011)
 ; 88
 89
 ram write (32'b100 00000001 0000000000000000011)
 ; 90
 ram write (32'b100 00000011 0000000000000000111)
 ; 92
 93
 ram write (32'b100 00000101 0000000000000001111)
 ; 94
 95 //Read
 96
 ram write (32'b010 00010001 0000000000000000011)
 ; 97
 98
 ram write (32'b101 00000001 0000000000000000011)
; 99
100
ram write (32'b101 00000011 000000000000000111);
101
102
ram write (32'b101 00000101 0000000000000001111);
104 \text{ MPPRDATA} = 3;
105
106 //New instruction mem rd wdt write
107
ram write(32'b110 00100010 00000000000000000011);
```

```
108
109
ram_write_instr(32'b011 00000011 000000000000000011,
110 32'b100 00010001 00000000000000001111); 111
112 ploc = 11;
113
114
ram write(32'b000 00000001 00000000000000001111);
115
116 $finish;
117
118 end
119
120
121 endmodule
   D. System Level Code
            Testbenches
               a. Random (system) Testbench
 1 import typedef pkg::environment;
 3 program test(input logic clk, mem intf intf);
 5 //declaring environment instance
 6 environment env;
 8 initial begin
 9 intf.run = 0;
10 //creating environment
11 env = new(intf);
12
13 //setting the repeat count of generator as 10, means to generate 10
packets 14 env.gen.repeat count = 10;
15 env.gen.testcase rand = 1; //Random Test
16 //calling run of env, it interns calls generator and driver
main tasks. 17 env.run();
18 //@(posedge clk); //Delay by a clk period to allow the last instruction to
         write to cpu instruction mem
19 end
20 endprogram
               b. Memory and WDT directed (system) testbench
  1 import typedef pkg::environment;
  2 import typedef pkg::transaction;
  4 // System Test: Write data to memory module, use data in memory module to
      write to WDT registers. Read back WDT register values.
  5 program mem and wdt test(input logic clk, mem intf intf);
  6 int counter = 0, running = 0;
  8 class my trans extends transaction;
```

9 function void pre randomize();

10 // turn off randomization

```
11 //this.rand mode(0);
12 opcode.rand mode(0);
13 addr.rand mode(0);
14 data.rand mode(0);
15 opcode 2.rand mode(0);
16 addr 2.rand mode(0);
17 data 2.rand_mode(0);
18
19 // turn off constraints
20 //this.constraint mode(0);
21 opcode c.constraint mode(0);
22 opcode 2 c.constraint mode(0);
23 opcode watchdog c.constraint mode(0);
24 opcode 2 watchdog c.constraint mode(0);
25 opcode write read wdt c.constraint mode(0);
26 opcode write read mem c.constraint mode(0);
27 opcode instr write read mem c.constraint mode(0);
28 //opcode instr 2 write read mem c.constraint mode(0);
29
30 /* disabled constraints
31 cd watchdog c.constraint mode(0);
32 cd 2 watchdog_c.constraint_mode(0);
33 kick_watchdog_c.constraint_mode(0);
34 kick 2 watchdog c.constraint mode(0);
35 */
36
37 if (counter == 0) begin
38 // write to memory
39 opcode = 3'b100;
40 addr = 8'h05;
41 data = 21'h02;
42 // write to memory
43 opcode 2 = 3'b100;
44 \text{ addr}_2 = 8'h06;
45 \text{ data } 2 = 21'h0A;
46 end
47 else if (counter == 1) begin
48 \ // \ \text{mem module read}
49 opcode = 3'b101;
50 \text{ addr} = 8'h05;
51 \text{ data} = 21'h98;
52 // mem module read
53 \text{ opcode}_2 = 3'b101;
54 \text{ addr } 2 = 8'h06;
55 \text{ data}_2 = 21'h99;
56 end
57 else if (counter == 2) begin
58 // memory module read to wdt write
59 \text{ opcode} = 3'b110;
60 addr = 8'h11;
61 data = 21'h05; // lower 8 bits are the memory address to pull the data from
62 // memory module read to wdt write
63 opcode 2 = 3'b110;
64 \text{ addr } 2 = 8'h33;
65 data 2 = 21'h06; // lower 8 bits are the memory address to pull the data
66 end
```

```
67 else if (counter == 3) begin
 68 // read from wdt
 69 opcode = 3'b010;
 70 addr = 8'h11;
 71 data = 21'h77;
 72 // read from wdt
 73 opcode 2 = 3'b010;
 74 \text{ addr } 2 = 8'h33;
 75 \text{ data } 2 = 21'h88;
 76 end
 78 $display ("Counter =%0d", counter);
 79 counter++;
 80 //cnt++;
 81 endfunction
 82
 83 //deep copy method
 84 function my trans do copy();
 85 my trans trans;
 86 trans = new();
 87 trans.opcode = this.opcode;
 88 trans.addr = this.addr;
 89 trans.data = this.data;
 90 trans.opcode 2 = this.opcode 2;
 91 trans.addr 2 = this.addr 2;
 92 trans.data 2 = this.data 2;
 93 return trans;
 94 endfunction
 95 endclass
 96
 97 //declaring environment instance
 98 environment env;
99 my trans my tr;
100
101 initial begin
102 intf.run = 0;
103 my tr = new();
104 //creating environment
105 env = new(intf);
107 //setting the repeat count of generator as 10, means to generate
10 packets 108 env.gen.repeat_count = 4;
109 env.gen.testcase rand = 0; //Manual Test
110 env.gen.trans = my tr;
111 running = 1;
112 //calling run of env, it interns calls generator and driver
main tasks. 113 env.run();
114 @(posedge clk); //Delay by a clk period to allow the last instruction to
          write to cpu instruction mem
115 end
116 endprogram: mem and wdt test
117
```

c. WDT directed (system) testbench

```
1 import typedef pkg::environment;
```

```
2 import typedef pkg::transaction;
 4 // wdt system test
 5 program wdt test(input logic clk,
 mem intf intf); 6 int counter = 0,
 running = 0;
 8 class my trans extends transaction;
 9 function void pre randomize();
10 // turn off randomization
11 //this.rand mode(0);
12 opcode.rand mode (0);
13 addr.rand mode(0);
14 data.rand mode(0);
15 opcode 2.rand mode(0);
16 addr_2.rand_mode(0);
17 data 2.rand mode(0);
19 // turn off constraints
20 //this.constraint mode(0);
21 opcode c.constraint mode(0);
22 opcode 2 c.constraint mode(0);
23 opcode_watchdog_c.constraint_mode(0); 24
opcode_2_watchdog_c.constraint_mode(0); 25
opcode write read wdt c.constraint mode(0); 26
opcode write read mem c.constraint mode(0); 27
opcode instr write read mem c.constraint mode(0); 28
//opcode instr 2 write read mem c.constraint mode(0)
30 /* disabled constraints
31 cd watchdog c.constraint mode(0);
32 cd 2 watchdog c.constraint mode(0);
33 kick watchdog c.constraint mode(0);
kick 2 watchdog c.constraint mode(0)
36
37 if (counter == 0) begin
38 // write to wdt
39 opcode = 3'b001;
40 addr = 8'h11;
41 data = 21'h02;
42 // write to wdt
43 opcode 2 = 3'b001;
44 \text{ addr } 2 = 8'h33;
45 data 2 = 21'h0A;
46 end
47 else if (counter == 1) begin
48 // read from wdt
49 opcode = 3'b010;
50 \text{ addr} = 8'h11;
51 \text{ data} = 21'h88;
52 // read from wdt
53 opcode 2 = 3'b010;
54 \text{ addr } 2 = 8'h33;
55 data_2 = 21'h99;
56 end
```

```
57 else if (counter == 2) begin
 58 // write to wdt
 59 opcode = 3'b001;
 60 addr = 8'h22;
 61 data = 21'h01;
 62 // cpu reset
 63 opcode 2 = 3'b000;
 64 \text{ addr } 2 = 8'h66;
 65 \text{ data } 2 = 21'h55;
 66 end
 67 else if (counter == 3) begin
 68 // read from wdt
 69 opcode = 3'b010;
 70 \text{ addr} = 8'h11;
 71 data = 21'h77;
 72 // read from wdt
 73 opcode 2 = 3'b010;
 74 \text{ addr } 2 = 8'h33;
 75 data 2 = 21'h88;
 76 end
 77
 78 $display ("Counter =%0d", counter);
 79 counter++;
 80 //cnt++;
 81 endfunction
 82
 83 //deep copy method
 84 function my trans do copy();
 85 my trans trans;
 86 trans = new();
 87 trans.opcode = this.opcode;
 88 trans.addr = this.addr;
 89 trans.data = this.data;
 90 trans.opcode 2 = this.opcode 2;
 91 trans.addr 2 = this.addr 2;
 92 trans.data 2 = this.data 2;
 93 return trans;
 94 endfunction
 95 endclass
 97 //declaring environment instance
 98 environment env;
 99 my trans my tr;
100
101 initial begin
102 intf.run = 0;
103 my tr = new();
104 //creating environment
105 env = new(intf);
106
107 //setting the repeat count of generator as 10, means to generate 10
packets 108 env.gen.repeat count = 4;
109 env.gen.testcase rand = 0; //Manual Test
110 env.gen.trans = my tr;
111 running = 1;
112 //calling run of env, it interns calls generator and driver main
tasks. 113 env.run();
```

```
114 @(posedge clk); //Delay by a clk period to allow the last instruction to write to cpu instruction mem

115 end
116 endprogram: wdt_test
117
118
```

2. Other classes

```
1 package typedef pkg;
 3 typedef logic [2:0] opcode t;
 4 typedef logic [7:0] address t;
 5 typedef logic [20:0] data t;
 6 typedef logic [3:0] wait t;
8 // Checker parameters
instructions use these addresses to set internal registers in the WDT
10 parameter CLOCK DIVIDER ADDR = 8'h11;
11 parameter KICK ADDR = 8'h22;
12 parameter TIMEOUT ADDR = 8'h33;
13
14 // internal register memory has a much lower, contiquous set of
addresses 15 parameter INT REG CLK DIV = 0;
16 parameter INT REG KICK = 1;
17 parameter INT REG TIMEOUT = 2;
19 parameter DEFAULT CLK DIV = 21'h0; // no clock
division 20 parameter DEFAULT TIMEOUT = 21'h19; // 25
cycles default
21 parameter DEFAULT KICK = 21'h0;
23 //Class for randomized transactions
24 class transaction;
25 //declaring the transaction items
26 rand opcode t opcode;
27 rand address t addr;
28 rand data t data;
29
30 // only used when opcode is a RAM Write 3'h011,
because the 31 // 32bit instruction to write to
instruction memory is needed 32 rand opcode t opcode 2;
33 rand address t addr 2;
34 rand data t data 2;
35
36 // wdt related
37 data t prdata 0;
38
39 // memory module related
40 data t prdata 1;
41
42 logic [1:0] cnt; // remove later if unused
44 //constaint, limit opcode as some are unused
```

```
45 constraint opcode c { opcode inside {[3'b001:3'b101]}; };
46 constraint opcode_2_c { opcode_2 inside
{[3'b001:3'b101]}; }; 47
48 // watchdog instruction only has 3 specific non contiguous addresses 49
constraint opcode watchdog c { opcode inside{3'b001, 3'b010} -> addr
inside{8'h11, 8'h22, 8'h33, 8'h44};};
50 constraint opcode_2_watchdog_c { opcode_2 inside{3'b001, 3'b010} ->
         addr 2 inside{ 8'h11, 8'h22, 8'h33, 8'h44};};
52 //Costraints for write then read
53 constraint opcode write read wdt c { opcode == 3'b001 -> opcode 2
         inside{3'b010}; addr 2 inside{addr};};
54 constraint opcode write read mem c { opcode == 3'b100 -> opcode 2
         inside{3'b101}; addr 2 inside{addr};);
56 constraint opcode instr write read mem c { opcode == 3'b011 -> addr >
50;}; 57 constraint opcode 2 instr write read mem c { opcode 2 == 3'b011 ->
addr 2 > 50;; 58
59
60
61 /* constraint cd watchdog c { addr == 8'h11 -> data
inside{[21'h05:21'h01]}; 62 constraint cd_2_watchdog_c { addr_2 == 8'h11 ->
data 2 inside {[21'h05:21'h01]};};
64 constraint kick watchdog c { addr == 8'h22 -> data inside {21'h00,
21'h01}; } 65 constraint kick 2 watchdog c { addr 2 == 8'h22 -> data 2 inside
{21'h00, 21'h01}; } */
66
67 function transaction do copy();
68 transaction trans;
69 trans = new();
70 trans.opcode = this.opcode;
71 trans.addr = this.addr;
72 trans.data = this.data;
73 trans.opcode 2 = this.opcode 2;
74 trans.addr 2 = this.addr 2;
75 trans.data 2 = this.data 2;
76 return trans;
77 endfunction
78 endclass : transaction
79
80 //Generator class
81 class generator;
82 //declaring transaction class
83 rand transaction trans;
84 int testcase rand;
85 //declaring mailbox
86 mailbox gen2driv;
88 //repeat count, to specify number of items to generate
89 int repeat count;
90
91 //event
92 event ended;
94 //constructor
```

```
95 function new(input mailbox gen2driv,input event ended);
 96 //getting the mailbox handle from env
 97 this.gen2driv = gen2driv;
 98 this.ended = ended;
 99 endfunction
100
101 //main task, generates(create and randomizes) the repeat count
          number of transaction packets and puts into mailbox
102 task main();
103 repeat (repeat count) begin
104 if(testcase rand)begin
105 trans = new();
106 end
107 if(!trans.randomize()) $fatal(0, "Gen:: trans randomization
failed"); 108 gen2driv.put(trans.do copy());
110 -> ended;
111 endtask
112 endclass : generator
114 //Driver class
115 class driver;
116 //used to count the number of transactions
117 int no transactions;
118 //creating virtual interface handle
119 virtual mem intf mem vif;
120 //creating mailbox handle
121 mailbox gen2driv;
122 //constructor
123 function new(virtual mem intf mem vif, mailbox gen2driv);
124 //getting the interface
125 this.mem vif = mem vif;
126 //getting the mailbox handle from environment
127 this.gen2driv = gen2driv;
128 endfunction
129 //Adding a reset task, which initializes the Interface signals to
default values 130 //For simplicity, define is used to access interface
signals. 131 //`define DRIV IF mem vif.DRIVER.driver cb
132 `define DRIV IF mem vif.driver cb
133 //`DRIV IF will point to mem vif.DRIVER.driver cb
134
135 //Reset task, Reset the Interface signals to
default/initial values 136 task reset;
137 wait(mem vif.reset);
138 $display("----- [DRIVER] Reset Started
----"); 139 `DRIV IF.opcode <= 0;
140 `DRIV IF.addr <= 0;
141 `DRIV_IF.data <= 0;
142 `DRIV_IF.opcode_2 <= 0;
143 `DRIV IF.addr 2 <= 0;
144 `DRIV IF.data 2 <= 0;
145 wait(!mem vif.reset);
146 $display("----- [DRIVER] Reset Ended-----");
147 @(posedge mem vif.clk); @(posedge mem vif.clk);
148 endtask
149 //drive the transaction items to interface signals
```

```
150 task drive;
151 forever begin
152 transaction trans;
153 gen2driv.get(trans);
155 $display("----- [DRIVER-TRANSFER: %Od]
-----, no transactions); 156 @(posedge mem vif.clk);
157 `DRIV IF.opcode <= trans.opcode;
158 `DRIV IF.addr <= trans.addr;
159 `DRIV_IF.data <= trans.data;
160 `DRIV IF.opcode 2 <= trans.opcode 2;
161 `DRIV IF.addr 2 <= trans.addr 2;
162 `DRIV IF.data 2 <= trans.data 2;
164 // instruction takes 4 cycles to queue inst, 2 cycles for APB master to
                     execute, read prdata 1 cycle later
165
166 mem vif.run = 1;
167 wait (mem vif.cpudone);
168 @(posedge mem vif.clk);
169 wait(!mem vif.cpudone);
170 wait (mem vif.cpudone);
171 //wait(!mem vif.cpudone);
173 // if(trans.opcode != 3'b011) begin
174 // wait (mem vif.cpudone);
175 mem vif.run = 0;
176 // if(trans.opcode 2 == 3'b010 || trans.opcode 2 == 3'b101)
begin 177 // wait(mem vif.prdata 0 || mem vif.prdata 1);
178 // end
179 // end
180 @(posedge mem vif.clk); @(posedge mem vif.clk);
181 @(posedge mem vif.clk); @(posedge mem vif.clk);
182 @(posedge mem vif.clk); @(posedge mem vif.clk);
183
184
185 // if watch dog write or read opcodes
186 if (trans.opcode == 3'b001 || trans.opcode == 3'b010)
begin 187 trans.prdata 0 = `DRIV IF.prdata 0;
188 end
189 //Instr mem write
190 else if (trans.opcode == 3'b011) begin
191 end
192 //Mem peripheral write or read
193 else if (trans.opcode == 3'b100 || trans.opcode == 3'b101)
begin 194 trans.prdata 1 = `DRIV IF.prdata 1;
195 end
196
     197 if (trans.opcode == 3'b001 || trans.opcode == 3'b010) begin 198
  $display("[DRIVER] opcode = %0h \taddr = %0h \tdata = %0h \tprdata = %0h",
          trans.opcode, trans.addr, trans.data, `DRIV IF.prdata 0);
199 $display("[DRIVER] opcode 2 = %0h \taddr 2 = %0h \tdata 2 = %0h \tprdata =
     %0h", trans.opcode 2, trans.addr 2, trans.data 2, `DRIV IF.prdata 0);
200 end
     201 else if (trans.opcode == 3'b100 || trans.opcode == 3'b101) 202
  $display("[DRIVER] opcode = %0h \taddr = %0h \tdata = %0h \tprdata = %0h",
```

```
trans.opcode, trans.addr, trans.data, `DRIV IF.prdata 1);
203
204 if (trans.opcode == 3'b011)begin
   205 $display("[DRIVER] opcode2 = %0h \taddr2 = %0h \tdata2 = %0h",
             trans. opcode 2, trans.addr 2, trans.data 2);
206 end
208 $display("----- [DRIVER-TRANSFER DONE: %0d]
-----, no transactions); 209 no transactions++;
210 end
211 endtask
212 //
213 task main;
214 forever begin
215 fork
216 //Thread-1: Waiting for reset
217 begin
218 wait (mem vif.reset);
219 end
220 //Thread-2: Calling drive task
221 begin
222 forever
223 drive();
224 end
225 join any
226 disable fork;
227 end
228 endtask
229 endclass : driver
230
231 //Monitor class
232 class monitor;
233 `define MON IF mem vif.monitor_cb
234 //creating virtual interface handle
235 virtual mem intf mem vif;
237 //creating mailbox handle
238 mailbox mon2scb;
239
240 //Event for monitor to scoreboard
241 event mon2scbhandshake;
242 event scb2monhandshake;
243
244 //constructor
245 function new(virtual mem intf mem vif, mailbox mon2scb, input event
        mon2scbhandshake, input event scb2monhandshake);
246 //getting the interface
247 this.mem vif = mem vif;
248 //getting the mailbox handles from environment
249 this.mon2scb = mon2scb;
251 this.mon2scbhandshake = mon2scbhandshake;
252 this.scb2monhandshake = scb2monhandshake;
253 endfunction
255 //Samples the interface signal and send the sample packet to
scoreboard 256 task main;
```

```
257 forever begin
258 transaction trans;
259 trans = new();
261 wait (mem vif.cpudone);
262 wait (!mem vif.cpudone);
263 wait (mem vif.cpudone);
264 // wait(mem vif.prdata 0 || mem vif.prdata 1);
265 @(posedge mem vif.clk);
266 //@(posedge mem vif.clk);
268 trans.opcode = `MON IF.opcode;
269 trans.addr = `MON IF.addr;
270 trans.data = `MON IF.data;
271 trans.opcode 2 = MON IF.opcode 2;
272 trans.addr 2 = `MON IF.addr 2;
273 trans.data 2 = `MON IF.data 2;
274 trans.prdata 0 = `MON IF.prdata 0;
275 trans.prdata 1 = `MON IF.prdata 1;
277 mon2scb.put(trans);
278 ->mon2scbhandshake;
279 @scb2monhandshake;
280 end
281 endtask
282
283 endclass : monitor
284
285 //Scoreboard class
286 class scoreboard;
287 //creating mailbox handle
288 mailbox mon2scb;
289
290 data t [0:3] mem 0;
291 data t [0:255] mem 1;
292 address t new addr; // used for wdt internal register addres
conversion 293
294 //used to count the number of transactions
295 int no transactions;
297 //Event for proper timing with monitor
298 event mon2scbhandshake;
299 event scb2monhandshake;
301 //constructor
302 function new (mailbox mon2scb, input event mon2scbhandshake,
        input event scb2monhandshake);
303 //getting the mailbox handles from environment
304 this.mon2scb = mon2scb;
305 this.mon2scbhandshake = mon2scbhandshake;
306 this.scb2monhandshake = scb2monhandshake;
307 //foreach(mem 0[i]) mem 0[i] = 0;
308 foreach (mem 1[i]) mem 1[i] = 0;
309 mem 0[INT REG CLK DIV] = DEFAULT CLK DIV;
310 mem 0[INT REG TIMEOUT] = DEFAULT TIMEOUT;
311 mem 0[INT REG KICK] = DEFAULT KICK;
312 \text{ mem } 0[3] = 0;
```

```
313 endfunction
314
315 //stores the parts of the instructions
316 task main;
317 transaction trans;
318
319 forever begin
320 //#50;
321 @mon2scbhandshake;
322 mon2scb.get(trans);
324 // if watchdog related opcode, convert special addr to proper array
index 325 if (trans.opcode == 3'b010 || trans.opcode == 3'b001) begin
326 if (trans.addr == CLOCK DIVIDER ADDR)
327 new addr = INT REG CLK DIV;
328 else if (trans.addr == KICK ADDR)
329 new addr = INT REG KICK;
330 else if (trans.addr == TIMEOUT ADDR)
331 new addr = INT REG TIMEOUT;
332 else
333 new addr = 3;
334 end
335
336 if((trans.opcode == 3'b000 || trans.opcode 2 == 3'b000) && trans.opcode !=
             3'b011) begin
337 $display("[SCB-PASS-RESET] CPU RESET");
338 end
339
340 // simulate write for wdt
341 if (trans.opcode == 3'b001) begin
342 mem 0[new addr] = trans.data;
343 \text{ mem } 0[3] = 0;
344 $display("[SCB-PASS] WDT Write:: Addr = %0h, \t Data = %0h", trans.addr,
              trans. data);
345
346 // check read for wdt
347 if (trans.opcode 2 == 3'b010) begin
348 if (mem 0[new addr] != trans.prdata 0)
 349 \( \)\rm ("[CHK-FAIL] \( \) Addr = \( \)\rm Oh,\t \( \) Data :: Expected = \( \)\rm Oh \( \) Actual = \( \)\rm Oh",
                 trans.addr 2,mem 0[new addr],trans.prdata 0);
350 else
 351 $display("[CHK-PASS] Addr = %0h, \t Data :: Expected = %0h Actual = %0h",
                  trans.addr 2,mem 0[new addr],trans.prdata 0);
352 end
353 end
355 // simulate write for memory
356 if (trans.opcode == 3'b100) begin
357 mem 1[trans.addr] = trans.data;
358 $display("[SCB-PASS] MemPer Write:: Addr = %0h, \t Data = %0h", trans.addr,
               trans .data);
359
360 if (trans.opcode 2 == 3'b101) begin
361 if (mem 1[trans.addr] != trans.prdata 1)
  362 $error("[CHK-FAIL] Addr = %0h, \t Data :: Expected = %0h Actual = %0h",
                 trans.addr,mem 1[trans.addr],trans.prdata 1);
```

```
363 else
 364 $display("[CHK-PASS] Addr = %0h, \t Data :: Expected = %0h Actual = %0h",
                 trans.addr,mem 1[trans.addr],trans.prdata 1);
365 end
366 end
367
368 // check read for wdt
369 if (trans.opcode == 3'b010) begin
370 if (mem 0[new addr] != trans.prdata 0)
371 Serror("[CHK-FAIL - INSTR 1] Addr = %0h, \t Data :: Expected = %0h Actual
             = %0h", trans.addr, mem 0[new addr], trans.prdata 0);
372 else
373 $display("[CHK-PASS - INSTR 1] Addr = %0h, \t Data :: Expected = %0h Actual
              = %0h",trans.addr,mem_0[new_addr],trans.prdata_0);
374 end
375
376
377 // check read for memory
378 if (trans.opcode == 3'b101) begin
379 if (mem 1[trans.addr] != trans.prdata 1)
380 Serror("[CHK-FAIL - INSTR 1] Addr = %0h, \t Data :: Expected = %0h Actual
            = %0h",trans.addr,mem 1[trans.addr],trans.prdata 1);
381 else
382 $display("[CHK-PASS - INSTR 1] Addr = %0h,\t Data :: Expected = %0h Actual
             = %0h",trans.addr,mem 1[trans.addr],trans.prdata 1);
383 end
384
385 if (trans.opcode 2 == 3'b010 || trans.opcode 2 ==
3'b001) begin 386 if (trans.addr 2 == CLOCK DIVIDER ADDR)
387 new addr = INT REG CLK DIV;
388 else if (trans.addr 2 == KICK ADDR)
389 new addr = INT REG KICK;
390 else if (trans.addr 2 == TIMEOUT ADDR)
391 new addr = INT REG TIMEOUT;
392 else
393 new addr = 3;
394 end
395
396
397 if (trans.opcode 2 == 3'b010 && trans.opcode != 3'b001 && trans.opcode !=
            3'b011) begin
398 if (mem 0[new addr] != trans.prdata 0)
399 Serror("[CHK-FAIL - INSTR 2] Addr = %0h, \t Data :: Expected = %0h Actual
            = %0h",trans.addr 2,mem 0[new addr],trans.prdata 0);
400 else
401 $display("[CHK-PASS - INSTR 2] Addr = %0h, \t Data :: Expected = %0h Actual
             = %0h",trans.addr 2,mem 0[new addr],trans.prdata 0);
402 end
403
404
406 if (trans.opcode 2 == 3'b101 && trans.opcode != 3'b100 && trans.opcode !=
              3'b011) begin
407 if (mem 1[trans.addr] != trans.prdata 1)
408 Serror ("[CHK-FAIL - INSTR 2] Addr = %0h, \t Data :: Expected = %0h Actual
           = %0h",trans.addr 2,mem 1[trans.addr],trans.prdata 1);
```

```
409 else
410 $display("[CHK-PASS - INSTR 2] Addr = %0h, \t Data :: Expected = %0h Actual
            = %0h",trans.addr 2,mem 1[trans.addr],trans.prdata 1);
411 end
412
413 // another wdt write
414 if (trans.opcode 2 == 3'b001 && trans.opcode !=
3'b011) begin 415 mem 0[new addr] = trans.data 2;
416 \text{ mem } 0[3] = 0;
417 $display("[SCB-PASS - INSTR 2] WDT Write:: Addr = %0h, \t Data = %0h",
              trans. addr 2, trans.data 2);
418 end
419
420 // another memory module write
421 if (trans.opcode 2 == 3'b100 && trans.opcode !=
3'b011) begin 422 mem 1[trans.addr] = trans.data 2;
423 $display("[SCB-PASS - INSTR 2] MemPer Write:: Addr = %0h, \t Data = %0h",
              trans. addr, trans.data);
424 end
425
426 if(trans.opcode == 3'b011) begin
427 $display("[SCB-PASS] CPU INSTR MEM Write");
428 end
429
430
431 no transactions++;
432 ->scb2monhandshake;
433 end
434 endtask
435 endclass : scoreboard
436
437
438 //Enviornment Class
439 class environment;
440 //generator and driver instance
441 generator gen;
442 driver driv;
443 monitor mon;
444 scoreboard scb;
445
446 //mailbox handle's
447 mailbox gen2driv;
448 mailbox mon2scb;
449
450 //event for synchronization between generator and test
451 event gen ended;
452 event mon2scbhandshake;
453 event scb2monhandshake;
455 //virtual interface
456 virtual mem intf mem vif;
457
458 //constructor
459 function new(virtual mem intf mem vif);
460 //get the interface from test
461 this.mem vif = mem vif;
```

```
463 //creating the mailbox (Same handle will be shared across generator
and driver) 464 \text{ gen2driv} = \text{new()};
465 \text{ mon2scb} = \text{new()};
466
467 //creating generator and driver
468 gen = new(gen2driv,gen ended);
469 driv = new (mem vif,gen2driv);
470 mon = new(mem_vif,mon2scb, mon2scbhandshake,
scb2monhandshake); 471 scb = new(mon2scb, mon2scbhandshake,
scb2monhandshake);
472 endfunction
473
474 //
475 task pre test();
476 driv.reset();
477 endtask
478
479 task test();
480 fork
481 gen.main();
482 driv.main();
484 mon.main();
485 scb.main();
486 join any
487 endtask
488
489 task post_test();
490 wait (gen_ended.triggered);
491 wait (gen.repeat count == driv.no transactions);
492 wait (gen.repeat count == scb.no transactions);
493 endtask
494
495 //run task
496 task run;
497 pre test();
498 test();
499 post test();
500 //$finish;
501 endtask
502
503 endclass
environment
505 endpackage : typedef pkg
1 //`timescale 1ns / 1ps
 3 `include "mem_intf.sv"
 5 module top;
 6 parameter PERIOD = 10, HALFPERIOD = PERIOD/2, TIMEDELAY = 1;
 8 \text{ logic} \text{ clk} = 0, \text{ reset} = 0;
```

```
9 logic [31:0] write instr, new instr;
10
11 //clock generation
12 always begin
13 clk = ~clk; #(HALFPERIOD);
14 end
16 int ploc = 0, transcnt = 0;
17
18 always comb begin
19 write instr = 0;
20 new instr = 0;
21 if((intf.opcode || intf.addr || intf.data)) begin
22 $display("\tOpcode: %b, addr: %b", intf.opcode, intf.addr, intf.
                 data);
23 // if(intf.opcode == 3'b011) begin //Instruction memory write Instruction,
               Opcode 3'b011
  24 $display("\t0pcode2: %b, addr2: %b, data2: %b", intf.opcode 2, intf.
                           addr 2, intf.data 2);
25 // end
26
27 //Concate random var into single aarray and write instruc to cpu instruc mem
28 write instr = {intf.opcode, intf.addr, intf.data};
29 new instr = {intf.opcode 2, intf.addr 2, intf.data 2};
30 ram write instr(write instr, new instr);
31
32 $display(" *** [CPU INSTR-WROTE %0d] ***",transcnt-1); 33
end
34 end
35
36 //reset Generation
37 task subSystemReset;
38 @(posedge clk) #TIMEDELAY;
39 reset = 1;
40 // foreach(dut.cpu1.imemory.mem[i]) dut.cpu1.imemory.mem[i]
= 0; 41 @(posedge clk) #TIMEDELAY;
42 reset = 0;
43 @ (posedge clk)
44 @(posedge clk);
45 @(posedge clk);
46 endtask: subSystemReset;
48 //Write Instruction to Cpu's Instruction mem
49 task ram write instr(input logic [31:0] write instr, input logic [31:0]
new instr); 50 //@(posedge clk); #1;
51 dut.cpu1.imemory.mem[ploc] = write instr;
52 ploc++;
53 transcnt++;
54 dut.cpul.imemory.mem[ploc] = new instr;
55 ploc++;
56 /*if(write instr[31:29] == 3'b011) begin //Instruction memory
             write Instruction, Opcode 3'b011
57 dut.cpul.imemory.mem[ploc] = new instr;
58 ploc++;
59 end else begin
60 dut.cpul.imemory.mem[ploc] = 0;
```

```
61 end*/
62 // @(posedge clk); #1;
63 endtask: ram write instr;
64
65
66
67 //initialization init(clk, reset);// prework stuff fill cpu memory,
         generatore clock, reset, etc
69 // instantiate the interface that passes signals from testbench
and DUT 70 mem intf intf(clk, reset);
71
72 DUT dut(clk, reset, intf.run, intf.prdata_0, intf.prdata_1,
         intf.wdt trigger reset, intf.cpudone); // has the design files
73
74 test t1(clk, intf); // holds the environment (gen/driv/etc)
76 //wdt test t2 (clk, intf);
77
78 //mem and wdt test t3 (clk, intf);
79
80 initial begin
81 subSystemReset;
83 //enabling the wave dump
84 // $dumpfile("dump.vcd"); $dumpvars;
85 end
86 endmodule : top
 1 `include "cpu if.sv"
  2 `include "sys if.sv"
  4 module DUT(input logic clk,
  5 input logic reset,
  6 input logic run,
 7 output logic [20:0] prdata 0,
  8 output logic [20:0] prdata 1,
  9 output logic wdt trigger reset,
 10 output logic cpuinstrdone);
 11
 12 //clock and reset signal declaration
 13 logic
 14 wren w, wren m, //Watchdog r/w signals
 15 rden w, rden m,//Mem per r/w signals
 17 incpureset, // signal from watchdog timer to CPU to force cpu reset 18
 cpudone, //signal from cpu when instruction is completed 19 cpuperphreset; //
 signal from cpu driven to peripherals to force a peripheral reset
 21 logic [20:0] prdata_master_0, prdata_master_1;
 23 //instantiate interfaces
 24 cpu if cpuif(clk);
 25 sys if sysif(clk);
 27 //Push output wire signals
```

```
28 assign prdata 0 = sysif.prdata 0;
29 assign prdata 1 = sysif.prdata 1;
30 assign wdt trigger reset = incpureset;
31 assign cpuinstrdone = cpudone;
33 // APB interfaces for cpu and peripherals
34 apbMaster apb master (.APBMASTERENABLE (cpuif.APBMASTERENABLE),
35 .CPUSEL (cpuif.CPUSEL), 36 .addr (cpuif.addr),
37 .data (cpuif.data),
38 .PCLK (sysif.pclk),
39 .PRESET (cpuperphreset), 40 .PSEL 0 (sysif.psel 0), 41
.PSEL 1 (sysif.psel 1), 42 .PENABLE (sysif.penable), 43
.PADDR (sysif.paddr),
44 .PWRITE (sysif.pwrite), 45 .PWDATA (sysif.pwdata), 46
.CPUPREADY (cpuif.CPUREADY), 47 .PREADY_0 (sysif.pready_0),
48 .PREADY 1 (sysif.pready 1), 49 .PRDATA 1
(prdata master 1), 50 .PRDATA 1 OUT (cpuif.MPPRDATA) 51 );
52
53 // rename APB Slave WDT to generic APB Slave
54 APB Slave WDT apb memory (.pclk(sysif.pclk),
55 .presetn (cpuperphreset),
56 .paddr(sysif.paddr),
57 .psel(sysif.psel 1),
58 .penable (sysif.penable),
59 .pwrite(sysif.pwrite),
60 .pwdata(sysif.pwdata),
61 .wait time(sysif.wait time),
62 .cpu forced reset (cpuperphreset),
63 .prdata(sysif.prdata 1),
64 .pready(sysif.pready 1),
65 .wren (wren m),
66 .rden (rden m),
67 .prdata out (prdata master 1), 68
.ce(sysif.ce 1));
70 APB Slave WDT apb wdt
(.pclk(sysif.pclk), 71
.presetn (cpuperphreset),
72 .paddr(sysif.paddr),
73 .psel(sysif.psel 0),
74 .penable(sysif.penable),
75 .pwrite(sysif.pwrite),
76 .pwdata(sysif.pwdata),
77 .wait time(sysif.wait time),
78 .cpu forced reset (cpuperphreset), 79
.prdata(sysif.prdata 0),
80 .pready(sysif.pready 0),
81 .wren (wren w),
82 .rden(rden w),
83 .prdata out(prdata master 0), 84
.ce(sysif.ce 0));
85
86 // cpu and peripheral modules
87 cpu cpu1( .RUN(run),
88 .CPUPREADY (cpuif.CPUREADY), 89
.CCLK(cpuif.clk),
```

```
90 .INCPURESET (incpureset),
 91 .APBMASTERENABLE (cpuif.APBMASTERENABLE), 92
 .addr(cpuif.addr),
 93 .data(cpuif.data),
 94 .CPUSEL (cpuif.CPUSEL),
 95 .CPURESET (reset),
 96 .CPUDONE (cpudone),
 97 .CPUPERPHRESET (cpuperphreset), 98
 .MPPRDATA (cpuif.MPPRDATA)); 99
101 WDT wdt1(.pclk(sysif.pclk),
102 .paddr(sysif.paddr),
103 .pwdata(sysif.pwdata),
104 .wren(wren_w),
105 .rden(rden w),
106 .prdata(sysif.prdata 0),
107 .cpu forced reset (cpuperphreset), 108
.cpu reset trig(incpureset));
109
110 memory mem1 (.clk (sysif.pclk),
111 .addr (sysif.paddr),
112 .ce (sysif.ce 1),
113 .wren (wren m),
114 .rden (rden m),
115 .wr data (sysif.pwdata),
116 .rd data (sysif.prdata 1)); 117
118 endmodule: DUT
119
```

3. Interfaces

```
1 // import path for package files
 2 import typedef pkg::opcode t;
 3 import typedef pkg::address t;
 4 import typedef pkg::data t;
 6 interface mem_intf(input logic clk,reset);
 8 opcode t opcode;
 9 address t addr;
10 data t data;
12 // only used when opcode is a RAM Write 3'h011, because the
13 // 32bit instruction to write to instruction memory is
needed 14 opcode t opcode 2;
15 address t addr 2;
16 data t data 2;
17
18 // wdt related
19 data t prdata 0;
20 logic wdt trigger reset;
21
22 // memory module related
23 data_t prdata_1;
```

```
25 //cpu related
26 logic cpudone;
27
28 // used to start cpu running after cpu main memory is filled with
instructions 29 logic run;
31
32 //driver clocking block
33 clocking driver_cb @(posedge clk);
34 default input #1 output #1;
35 output opcode;
36 output addr;
37 output data;
38 output opcode 2;
39 output addr 2;
40 output data 2;
41 input prdata_0;
42 input wdt trigger reset;
43 input prdata 1;
44 endclocking
45
46 //monitor clocking block
47 clocking monitor cb @(posedge clk);
48 default input #1 output #1;
49 input opcode;
50 input addr;
51 input data;
52 input opcode 2;
53 input addr 2;
54 input data 2;
55 input prdata 0;
56 input wdt trigger reset;
57 input prdata 1;
58 endclocking
59
60
61 //driver modport
62 modport DRIVER (clocking driver cb, input clk, reset);
64 //monitor modport
65 modport MONITOR (clocking monitor cb, input clk, reset);
66
67 endinterface: mem intf
 1 // import path for package files
 2 import typedef pkg::address t;
 3 import typedef pkg::data t;
 4 import typedef pkg::wait t;
 6 interface sys if(input bit pclk);
 7 // declare signals
 8 logic psel 0, psel 1,
 9 presetn, penable, pwrite, pready 0, pready 1, ce 0,
ce 1; 10
11 address_t paddr;
```

```
12 data t pwdata, prdata 0, prdata 1;
13 wait t wait time = 0;
15 // DUT modport could be used if creating a new slave DUT or modifying and
         existing one
16 //modport WDT (input pclk, paddr, pwdata,
17 // output prdata);
18
19 modport WDT APBSLAVE (input pclk, presetn, psel 0, penable, pwrite,
       paddr, pwdata, wait_time,
20 output prdata 0, pready 0);
21
22 modport memory APBSLAVE (input pclk, presetn, psel 1, penable, pwrite,
       paddr, pwdata, wait time,
23 output prdata 1, pready 1);
25 endinterface : sys if
26
27
 1 // import path for package files
 2 import typedef pkg::address t;
 3 import typedef pkg::data t;
 5 interface cpu_if(input logic clk);
 6 // declare signals
7 logic APBMASTERENABLE, CPUREADY;
8 address t CPUSEL, addr;
9 data t data;
10
11 data t MPPRDATA;
13 // DUT modport could be used if creating a new slave DUT or modifying and
         existing one
14 modport CPU (input clk, CPUREADY,
15 output APBMASTERENABLE, addr, data, CPUSEL);
16
17 modport APBMASTER (input clk, CPUREADY, APBMASTERENABLE, addr,
data, CPUSEL); 18
19 endinterface: cpu if
20
```