

**Table 8-5. Asset Types**

<b>Asset Type</b>	<b>Description</b>
Persistent One-Time Secret	Data or configuration that is persistent, one-time programmable, and considered a secret or sensitive configuration. Example: one-time programmable device secret
Secret	A secret, data, or status that may compromise a secret, or configuration that may control the exposure of a secret. Example: security key
Permanent Denial of Service (PDOS)	Data or configuration that could potentially cause permanent denial of service. Example: thermal, power, or voltage controls
Sensitive	Volatile or persistent data that should have limited exposure, status that could expose information that should have limited exposure, or configuration that may control exposure or modification of sensitive information. Examples: error injection capabilities, sensitive state machines, private memory space
Permanent	Data or configuration that is one-time programmable and is not sensitive or a secret. Example: general fuses
Data	General data or user data that is not sensitive or a secret. Example: application space
Configuration	General configuration that cannot be used to expose user, sensitive, or secret information.
Status	General status that cannot be used to expose user, sensitive, or secret information. Example: boot status

**Table 8-6. Asset Contexts**

<b>Asset Context</b>	<b>Description</b>
Global	Asset associated with or which affects chiplets or SiPs produced by a manufacturer. The definition of the manufacturer is beyond the scope of the specification and may be the SiP integrator, the SiP designer, or an IP provider. All that matters is that the asset is the same in SiPs of that type (i.e., a global key).
SiP	Asset associated with or which affects a specific SiP.
Chiplet	Asset associated with or which affects a specific chiplet.
Partition	Asset associated with or which affects a partition. The definition of a partition is vendor defined but is broadly defined as a collection of hardware resources that act as an independent unit.

**Table 8-7. Standard Security Asset Classes (Sheet 1 of 2)**

<b>Standard Security Asset Class ID</b>	<b>Asset Context</b>	<b>Asset Type</b>
0	SiP	SiP Security Configuration
1	Global	Secret
2	SiP	Persistent One-Time Secret
3	SiP	Secret
4	SiP	Permanent Denial of Service (PDOS)
5	SiP	Sensitive
6	SiP	Permanent
7	SiP	Data
8	SiP	Configuration

**Table 8-7. Standard Security Asset Classes (Sheet 2 of 2)**

<b>Standard Security Asset Class ID</b>	<b>Asset Context</b>	<b>Asset Type</b>
9	SiP	Status
10	Chiplet	Permanent Secret
11	Chiplet	Secret
12	Chiplet	Permanent Denial of Service (PDOS)
13	Chiplet	Sensitive
14	Chiplet	Permanent
15	Chiplet	Data
16	Chiplet	Configuration
17	Chiplet	Status
18	Partition	Permanent Secret
19	Partition	Secret
20	Partition	Permanent Denial of Service (PDOS)
21	Partition	Sensitive
22	Partition	Permanent
23	Partition	Data
24	Partition	Configuration
25	Partition	Status

### 8.1.3.5.2 Security Director

A Management Element within an SiP that may configure security parameters is designated as a Security Director. An SiP may contain multiple Security Directors. When an SiP contains multiple Security Directors, coordination between security directors is beyond the scope of this specification.

The Security Clearance Group value of 0 is reserved for Security Directors and must not be used for any other purpose.

The Management Director may also be a Security Director. While it is not recommended that the Management Director operate using the Security Clearance Group value reserved for Security Directors (i.e., 0) during normal operation, it is required to operate with this value during initial configuration. When and how a Management Director changes the Security Clearance Group used for transactions is beyond the scope of this specification.

### 8.1.3.6 Initialization and Configuration

UCIE Management Transport initialization and configuration are performed through read and write operations using the UCIE Memory Access protocol to Management Entity fields. Management Entity fields are grouped by function into Management Capability Structures.

Unless otherwise specified, Management Capability Structures and any sub-structures must be read or written as single DWORD quantities (i.e., the Length field in the UCIE Memory Access Request must be 0h which represents a data length of one DWORD). All fields in a Management Capability Structure and any sub-structures have little endian bit ordering.


A Management Entity may support the UCIE Memory Access protocol (see [Section 8.1.4](#)) which exposes a 64-bit address space associated with the Management Entity containing fields that allow configuration by another Management Entity, such as the Management Director.

Each chiplet must support Management Element 0. Chiplet initialization and configuration are performed through Management Element 0 using the Chiplet Capability Structure and as a result Management Element 0 must support the UCIe Memory Access protocol. A chiplet may contain other Management Entities and the number of such Management Entities is implementation specific. These additional Management Entities may support the UCIe Memory Access protocol.

Figure 8-8 shows the UCIe Memory Access protocol memory map associated with a Management Entity that supports the UCIe Memory Access Protocol. The contents and organization of the memory map are implementation specific except for a 64-bit Capability Directory Pointer value located at address 0. If the Management Entity implements any Management Capability Structures, then the Management Capability Directory Pointer contains the address of a Management Capability Directory. If the Management Entity does not implement any Management Capability Structures, then the Management Capability Directory Pointer contains a value of 0.


The Management Capability Directory, described in Section 8.1.3.6.1, contains a list of pointers (i.e., 64-bit UCIe Memory Access protocol addresses) to Management Capability Structures supported by the Management Entity and contains a pointer (i.e., the Element ID) of the next Management Entity in the chiplet if one exists.

**Figure 8-8. Memory Map for Management Entities**



The organization that all Management Capability Structures follow is shown in [Figure 8-9](#). A Management Capability Structure is at least two DWORDS in size and may be larger. The size of a Management Capability Structure is Management Capability Structure specific. Associated with each Management Capability Structure is a Management Capability ID that identifies the capability. The list of Management Capability IDs defined by UCIE are listed in [Table 8-8](#).

**Figure 8-9. Management Capability Structure Organization**




**Table 8-8. UCIE-defined Management Capability IDs**

Management Capability ID	Management Capability Structure Name	Description
0	Chiplet	See <a href="#">Section 8.1.3.6.2</a>
1	Access Control	See <a href="#">Section 8.1.3.6.3</a>
2	UCIE Memory Access Protocol	See <a href="#">Section 8.1.4.2</a>
3	DFx Management Hub	See <a href="#">Section 8.3.1.1</a>
4	Security Clearance Group	
5 to 12,287	Reserved	
12,288 to 16,383	Vendor defined	See <a href="#">Figure 8-10</a>


The top 4096 Management Capability IDs are available for vendor-defined use. The organization of a Vendor Defined Management Capability Structure is shown in [Figure 8-10](#). Bits 0 through 15 of WORD 1 contain the UCIE-assigned identifier of the vendor that specified the Management Capability Structure.

**Figure 8-10. Vendor Defined Management Capability Structure Organization**




### 8.1.3.6.1 Management Capability Directory

The Management Capability Directory provides a method for discovery of Management Capability Structures associated with a Management Entity. The structure of the Management Capability Directory is shown in [Figure 8-11](#) and described in [Table 8-9](#).

**Figure 8-11. Management Capability Directory****Table 8-9. Management Capability Directory Fields**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Capability Directory Version</b> This field is a UCIE-defined version number that indicates the version of the capability directory. This field must be 00h in this version of the specification
Number of Capability Pointers	0 [29:16]	17	RO	<b>Number of Capability Pointers</b> This field indicates the number of Capability Pointers in the Capability Directory. Since the UCIE Memory Access Protocol must be supported in order to access the Management Capability Directory, this field cannot be zero.
Next Management Entity ID	1 [13:0]	17	RO	<b>Next Management Entity ID</b> Each chiplet contains a list of Management Entities that support the UCIE Memory Access Protocol starting with Management Element 0. This field contains the Management Entity ID of the next Management Entity in the chiplet that supports the UCIE Memory Access Protocol. If this is the last Management Entity in the chiplet that supports the UCIE Memory Access Protocol, then this field has a value of 0000h. Management Entity IDs in this list must be ordered from lowest to highest and may sparse (i.e., there may be gaps). The Management Entity list may be viewed as a list of Management Network IDs for Management Entities that support the UCIE Memory Access Protocol contained within the chiplet with the Chiplet ID field set to 0.

a. See Table 8-7 for a description of Standard Security Asset Class IDs.

**Figure 8-12. Capability Pointer**

**Table 8-10. Capability Pointer Fields**



Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Capability Pointer Low	0 [31:0]	17	RO	<p><b>Capability Pointer Low</b>            Bits 0 to 31 of the 64-bit address of the first byte of the Capability Structure associated with the Capability pointed to by this Capability Pointer.            A value of all 0s in both the Capability Pointer Low and High fields indicates that this is a Null Capability Pointer and should be skipped.            Because capability structures must be DWORD-aligned, bits 0 and 1 must be 00b.</p>
Capability Pointer High	1 [31:0]	17	RO	<p><b>Capability Pointer High</b>            Bits 32 to 63 of the 64-bit address of the first byte of the Capability Structure associated with the Capability pointed to by this Capability Pointer.</p>

a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

### 8.1.3.6.2 Chiplet Capability Structure

The Chiplet Capability Structure must be implemented in Management Element 0 of each chiplet and must not be implemented in any other Management Entity in a chiplet.

[Figure 8-13](#) shows the organization of the Chiplet Capability Structure. The Chiplet Capability Structure describes the basic characteristics of the chiplet. It points to a list of Management Port Structures that describe the characteristics of chiplet Management Ports. Each Management Port Structure contains one or more Route Entries that control the routing of UCIe Management Transport packets from the Management Fabric of the chiplet out the corresponding Management Port to an adjacent chiplet in the SiP.

**Figure 8-13. Chiplet Capability Structure Organization****Figure 8-14. Chiplet Capability Structure**

**Table 8-11. Chiplet Capability Structure Fields (Sheet 1 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Capability Structure Version</b> This field indicates the version of this capability structure. This field has a value of 00h in this specification.
Management Capability ID	0 [29:16]	17	RO	<b>Management Capability ID</b> This field specifies the Capability ID of this Management Capability Structure. The Chiplet Capability Structure has a Management Capability ID of 000h.
Chiplet ID	1 [15:0]	8	RW/RO	<b>Chiplet ID</b> This field is used to configure the Chiplet ID portion of the 16-bit Management Network ID associated with Management Element zero in the chiplet. A Management Network ID is partitioned into a Chiplet ID field in the upper bits and an Entity ID field in the lower bits (see <a href="#">Section 8.1.3.2</a> ). The lower bits of this field associated with the Entity ID portion of the Management Network ID are hardwired to 0 (i.e., RO). Since bits 0 and 1 are only associated with an Entity ID, they are always hardwired to zero. The upper bits of this field associated with the Chiplet ID portion of the Management Network ID may be read and written (i.e., RW). These upper bits must be initialized with the Chiplet ID value associated with the chiplet. The initial value of these upper bits is all ones (i.e., 1). The value of the Chiplet ID portion of the Management Network ID is used for PCIe Management Transport packet routing only when the Chiplet ID Valid (CIV) field is set to 1.
CIV	1 [16]	8	RW	<b>Chiplet ID Valid</b> When this bit is set to 1, the Chiplet ID value in the Chiplet ID field is used for PCIe Management Transport packet routing.
Vendor ID	2 [15:0]	17	RO	<b>Vendor ID</b> PCIe assigned identifier of the vendor that produced the chiplet.
Device ID	2 [31:16]	17	RO	<b>Device ID</b> Vendor assigned identifier that identifies the type of chiplet produced by that vendor. The tuple (Vendor ID, Device ID) uniquely identifies a type of chiplet.
MPS	3 [2:0]	17	RO	<b>Maximum Packet Size</b> This field indicates the maximum PCIe Management Transport packet size supported by the chiplet (see <a href="#">Section 8.1.3.1.2</a> ). 000b: 4 DWORDs 001b: 8 DWORDs 010b: 16 DWORDs 011b: 32 DWORDs 100b: 64 DWORDs 101b: 128 DWORDs 110b: 256 DWORDs 111b: 512 DWORDs

**Table 8-11. Chiplet Capability Structure Fields (Sheet 2 of 2)**


Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
CMPS	3 [6:4]	16	RW	<p><b>Configured Maximum Packet Size</b>  This field indicates the configured maximum UCIe Management Transport packet size of the chiplet (see <a href="#">Section 8.1.3.1.2</a>).  The Configured Packet Size must be less than or equal to the Maximum Packet Size. Setting the Configured Packet Size to a value greater than the Maximum Packet Size blocks all Management Entities in the chiplet from emitting packets.  Management Entities in the chiplet never generate UCIe Management Transport packets that are larger than the Configured Packet Size.  This field has no effect on how a Management Entity handles receipt of a packet or transfer of packets on the Management Fabric. These behaviors are only affected by the Maximum Packet Size.  The initial value of this field is 001b.  000b: 4 DWORDs  001b: 8 DWORDs  010b: 16 DWORDs  011b: 32 DWORDs  100b: 64 DWORDs  101b: 128 DWORDs  110b: 256 DWORDs  111b: 512 DWORDs</p>
Management Port Structure Low	4 [31:0]	17	RO	<p><b>Management Port Structure</b>  Bits 0 to 31 of the 64-bit address of the first Management Port Structure. Because the Management Port Structure must be DWORD-aligned, bits 0 and 1 must be 00b and are ignored.  If the chiplet implements zero Management Ports, then this field must be 0.</p>
Management Port Structure High	5 [31:0]	17	RO	<p><b>Management Port Structure</b>  Bits 32 to 63 of the 64-bit address of the first Management Port Structure.  If the chiplet implements zero Management Ports, then this field must be 0.</p>

a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

### 8.1.3.6.2.1 Management Port Structure

The Management Port Structure provides a mechanism to discover and configure the characteristics of a chiplet Management Port. The structure contains Route Entries associated with the port and points to the next Management Port if one exists.

**Figure 8-15. Management Port Structure**



**Table 8-12. Management Port Structure Fields (Sheet 1 of 4)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Management Port Structure Version</b> This field indicates the version of the Management Port Structure. Must be 00h for this version of the specification.
Num Route Entries	0 [19:16]	17	RO	<b>Number of Route Entries</b> This field indicates the number of Route Entries associated with this Management Port. The number of Route Entries associated with the Management Port is equal to the value in this field plus 1. A Management Port must have at least one Route Entry associated with it. A value of 0h in this field indicates one Route Entry.
Port Type	0 [26:24]	17	RO	<b>Management Port Type</b> This field indicates the management port type. 000b: Not Implemented (skip) 001b: UCIE Sideband 010b: UCIE Mainband 111b: Vendor Defined Others: Reserved A value of 000b indicates that the management port is not implemented and should be skipped.

**Table 8-12. Management Port Structure Fields (Sheet 2 of 4)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
RL	1 [0]	8	RW	<p><b>Retrain Link</b> Writing a 1 to this bit initiates retraining of the link associated with the Management Port. Because the UCIE Management Transport may be multiplexed with other protocols on the link, retraining a port link may affect SiP operation. Retraining a UCIE Sideband link will also retrain the corresponding UCIE Mainband link if one exists. Retraining a link may take time to complete after this bit is written. Status in this structure does not reflect the result of a link retraining until the operation completes. The Retrain Link Done (RLD) field may be used to determine when the operation has completed.</p>
PS	2 [0]	17	RO	<p><b>Port Status</b> This field indicates the current Management Port Status. 0: Link Not Up 1: Link Up</p>
LU	2 [1]	17	RW1C	<p><b>Link Up</b> This bit is set to 1 when the link transitions from a link not up to a link up state. Writing to this field has no effect on the link.</p>
LNU	2 [2]	17	RW1C	<p><b>Link Not Up</b> This bit is set to 1 when the link transitions from a link up to a link not up state. Writing to this field has no effect on the link.</p>
RLD	2 [3]	17	RW1C	<p><b>Retrain Link Done</b> This bit is set to 1 when a 1 is written to the Retrain Link (RL) field and the corresponding retrain operation has completed.</p>
IDT	2[8]	17	RW1C	<p><b>Init Done Timeout</b> This bit is set to 1 when an Init Done timeout is detected (see <a href="#">Section 8.2.4.4</a> for details).</p>
HT	2[9]	17	RW1C	<p><b>Heartbeat Timeout</b> This bit is set to 1 when a Heartbeat Timeout is detected (see <a href="#">Section 8.2.5.1.3</a> for details). Heartbeat Timeout is implemented only on the UCIE sideband.</p>
RMT	2[16]	17	RW1C	<p><b>Remote Management Transport</b> This bit is set to 1 when management transport support is advertised by the remote chiplet associated with this Management Port (see <a href="#">Section 4.5.3.3.1.1</a>).</p>
Num VCs	2 [26:24]	17	RO	<p><b>Number of Virtual Channels</b> If the Port Status field indicates that the link is up, then the value of this field indicates the number of virtual channels available on the Management Port minus 1 (i.e., a value of 0 means one VC, a value of 1 means two VCs, and so on). Because implemented virtual channels must always start at 0 and increase sequentially. A value of N in this field indicates that Virtual Channels 0 through N are available. If the Port Status field indicates that the link is not up, then this field has a value of 000b.</p>

**Table 8-12. Management Port Structure Fields (Sheet 3 of 4)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Port ID	3 [15:0]	17	RO	<p><b>Port Identifier</b>  This field indicates the chiplet's unique 16-bit identifier associated with the corresponding Management Port. Port identifiers are statically assigned by the chiplet manufacturer, never change, and need not be assigned sequentially (i.e., their assignment may be sparse) except as outlined below.</p> <p>PCIe mainband and sideband ports associated with the same physical connection share all port ID bits in common except bit 0. Bit 0 has a value of 0 in the mainband port identifier and a value of 1 in the corresponding sideband port identifier. For example, if a PCIe mainband port has a port identifier of N, then N is even and the PCIe sideband port associated with that mainband port is odd and has a port identifier of (N+1).</p> <p>The port identifier FFFFh is reserved.</p>
Remote Port ID	3 [31:16]	17	RO	<p><b>Remote Port Identifier</b>  This field indicates the remote chiplet unique 16-bit port identifier associated with the remote Management Port (i.e., the Port ID of the adjacent chiplet). The value of this field is only valid when the Port Status field indicates that the link is up; otherwise, the value of this field is FFFFh.</p> <p>The value of this field is obtained from the remote chiplet during management transport path negotiation (see <a href="#">Section 4.5.3.3.1.1</a>).</p>
Port Entity ID	4 [13:0]	17	RO	<p><b>Port Entity ID</b>  This field indicates the Entity ID associated with the Management Port (see <a href="#">Section 8.1.3.2</a>).</p>
BW Units	5 [2:0]	17	RO	<p><b>Port Bandwidth Units</b>  If the Port Status field indicates that the link is up, then this field indicates the units associated with the BW Value field.</p> <p>Support for port bandwidth reporting is optional.</p> <ul style="list-style-type: none"> <li>000b: Port bandwidth not reported</li> <li>001b: KB/s</li> <li>010b: MB/s</li> <li>011b: GB/s</li> <li>100b: TB/s</li> <li>Others: Reserved</li> </ul> <p>If the port Status field indicates that the link is not up or port bandwidth reporting is not supported, then this field has a value of 000b.</p>
BW Value	5 [13:4]	17	RO	<p><b>Port Bandwidth Value</b>  If the Port Status field indicates that the link is up, then this field indicates the maximum port bandwidth value. The units associated with the value are specified by the BW Units field.</p> <p>If the port bandwidth may change (e.g., because a chiplet port supports multiple link speeds), then this field reflects the current port bandwidth.</p> <p>Support for port bandwidth reporting is optional.</p> <p>If the port Status field indicates that the link is not up or port bandwidth reporting is not supported, then this field has a value of 000h.</p>

**Table 8-12. Management Port Structure Fields (Sheet 4 of 4)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
VC Full BW Supported	5 [23:16]	17	RO	<p><b>Virtual Channel Full Bandwidth Supported</b>            Each bit in this field corresponds to a virtual channel. If the Port Status field indicates that the link is up and NUM VCs field indicates that a virtual channel is available, then a value of 1 in the bit corresponding to the virtual channel indicates that the virtual channel supports full link bandwidth reported by the BW Value field from the adjacent chiplet to this chiplet. A value of 0 in the bit corresponding to the virtual channel indicates that the virtual channel does not support full link bandwidth from the adjacent chiplet to this chiplet. Whether full link bandwidth is supported from this chiplet to the adjacent chiplet may be determined from the Management Port Structure in the adjacent chiplet.</p> <p>If the Port Status field indicates that the link is not up, then none of the virtual channels associated with the port are available.</p> <p>If a virtual channel is not available, then the value of the bit corresponding to the virtual channel has a value of 0.</p>
Next Management Port Structure Low	6 [31:0]	17	RO	<p><b>Next Management Port Structure Low</b>            Bits 0 to 31 of the 64-bit address of the first byte of the next Management Port Structure. Because Management Port Structures must be DWORD-aligned, bits 0 and 1 must be 00b.</p> <p>A value of all 0s in both the Management Port Structure Low and High fields indicates that there are no more Management Port Structures.</p>
Next Management Port Structure High	7 [31:0]	17	RO	<p><b>Next Management Port Structure High</b>            Bits 32 to 63 of the 64-bit address of the first byte of the Management Port Structure. A value of all 0s in both the Management Port Structure Low and High fields indicates that there are no more Management Port Structures.</p>

a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

### 8.1.3.6.2.2 Route Entry

A Route Entry is used to specify a route from the Management Fabric within a chiplet out the Management Port associated with the Route Entry.

The TC Select field selects traffic classes that are filtered out from matching a Route Entry.

A Route Entry may specify a normal route or a default route. The type of route is determined by the RT field.

While the Chiplet ID and Entity ID size of chiplets may vary in an SiP, all Route Entry matching associated with a chiplet is performed using the Chiplet ID size of that chiplet.

Packet Route Entry matching is performed as follows.


- If a Route Entry has the Route Type field set to Normal Route, then a packet matches the Route Entry when all the following are true:
  - The link is up,
  - The packet is associated with a traffic class that has the corresponding bit of the TC Select field in the Route Entry set to 1,
  - The Chiplet ID portion (using the Chiplet ID width for this chiplet) of the packet's Destination ID field is greater than or equal to the value in the Base ID field, and

- The Chiplet ID portion (using the Chiplet ID width for this chiplet) of the packet's Destination ID field is less than or equal to the value in the Limit ID field.
- If a Route Entry has the Route Type field set to Default Route, then a packet matches the route when all the following are true:
  - The link is up,
  - The packet is associated with a traffic class that has the corresponding bit of the TC Select field in the Route Entry set to 1, and
  - The packet does not match any other Route Entry within the chiplet.

If a packet on the Management Fabric of a chiplet matches the route specified by the Route Entry, then the packet is transmitted out the Management Port associated with the Route Entry. The virtual channel used by the packet is specified by the VC ID field in the matching Route Entry.

Route Entries associated with the Management Ports on either side of a point-to-point link that interconnects two chiplets may be configured differently. This means that the TC-to-VC mapping in each direction on the link may be different.

**Figure 8-16. Route Entry**



**Table 8-13. Route Entry Fields (Sheet 1 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	8	RO	<b>Route Entry Version</b> This field indicates the version of the Route Entry. Must be 0h in this version of the specification
VC ID	0 [10:8]	8	RW	<b>Virtual Channel ID</b> This field selects the Virtual Channel (VC) used by packets that match this Route Entry. The default value of this field is 0 which maps all selected traffic classes onto VCO.
RT	0 [15]	8	RW	<b>Route Type</b> This field selects the routing type of this Route Entry. 0: Normal Route 1: Default Route The default value of this field is 0.

**Table 8-13. Route Entry Fields (Sheet 2 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
TC Select	0 [31:24]	8	RW	<p><b>Traffic Class Select</b>  This field selects which traffic classes may match this Route Entry. A packet's traffic class is specified Traffic Classes (TC) in the packet header.  Each bit in this field corresponds to a traffic class (i.e., bit 0 corresponds to TC0, bit 1 to TC1, and so on). If a bit in this field is set to 0, then packets with the associated traffic class are filtered out from matching the route specified by the Route Entry. If a bit in this field is set to 1, then packets with the associated traffic class are considered for matching the route specified by the Route Entry.  The default value of this field is 0 which filters out all traffic classes.</p>
Base ID	1 [15:0]	8	RW/RO	<p><b>Base ID</b>  This field contains the Base ID value of the Chiplet ID associated with this Route Entry.  This field contains a 16-bit Management Network ID. The Management Network ID is partitioned into a Chiplet ID field in the upper bits and an Entity ID field in the lower bits (see <a href="#">Section 8.1.3.2</a>).  The lower bits of this field associated with the Entity ID portion of the Management Network ID are hardwired to 0 (i.e., RO). Since bits 0 and 1 are only associated with an Entity ID, they are always hardwired to zero.  The upper bits of this field associated with the Chiplet ID portion of the Management Network ID may be read and written (i.e., RW). These upper bits must be initialized with the Chiplet ID value associated with the Base ID. The initial value of these upper bits is all ones (i.e., 1).</p>
Limit ID	1 [31:16]	8	RW	<p><b>Limit ID</b>  This field contains the Limit ID value of the Chiplet ID associated with this Route Entry.  This field contains a 16-bit Management Network ID. The Management Network ID is partitioned into a Chiplet ID field in the upper bits and an Entity ID field in the lower bits (see <a href="#">Section 8.1.3.2</a>).  The lower bits of this field associated with the Entity ID portion of the Management Network ID are hardwired to 0 (i.e., RO).  The upper bits of this field associated with the Chiplet ID portion of the Management Network ID may be read and written (i.e., RW). These upper bits must be initialized with the Chiplet ID value associated with the Base ID. The initial value of these upper bits is all 0s.  If the Base ID is greater than the Limit ID, then the Route Entry is disabled.</p>


a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

### 8.1.3.6.3 Access Control Capability Structure

A Management Entity must support the access control mechanism outlined in [Section 8.1.3.5](#) and must implement the Access Control Capability Structure described in this section. The Access Control Capability Structure provides access to the Read Access Control (RAC) and Write Access Control (WAC) structures associated with asset classes contained in the Management Entity.

The organization of the Access Control Capability Structure is shown in [Figure 8-17](#). It consists of a 10-DWORD header that contains a pointer to the standard asset class access table and the vendor defined asset class access table.

The standard and vendor defined asset access class tables consists of a sequence of 128-bit (4-DWORD) RAC and 128-bit (4-DWORD) WAC structure pairs. The number of RAC/WAC structure pairs in the standard asset class access table is equal to 26 (i.e., the number of standard asset class IDs) and the number of RAC/WAC structure pairs in the vendor defined asset class access table corresponds to the number of vendor defined asset classes. The fields in the 4-DWORD RAC and WAC structures are described in [Table 8-15](#) and [Table 8-16](#), respectively.


**Figure 8-17. Access Control Capability Structure****Table 8-14. Access Control Capability Structure Fields (Sheet 1 of 2)**


Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Capability Structure Version</b> This field indicates the version of this capability structure. This field has a value of 00h in this specification.
Max Security Clearance Group Supported	0 [14:8]	17	RO	<b>Max Security Clearance Group Supported</b> This field specifies the maximum security clearance group value supported. A value of N in this field indicates that security clearance group values 0 through N are supported. If this capability structure is implemented, then security clearance group 0 must be supported. If the number of security clearance groups is not restricted, then N is equal to 127.
Management Capability ID	0 [29:16]	17	RO	<b>Management Capability ID</b> This field specifies the Capability ID of this Management Capability Structure. The Access Control Capability Structure has a Management Capability ID of 001h.
Standard Asset Class Supported	1 [25:0]	17	RO	<b>Standard Asset Class Supported</b> Each bit in this field represents an asset class ID (see <a href="#">Table 8-5</a> and <a href="#">Table 8-7</a> ). If a bit in this field is set to 1, then the asset class corresponding to the asset class ID represented by the bit is supported. If a bit in this field is set to 0, then the asset class corresponding to the asset class ID represented by the bit is not supported.

**Table 8-14. Access Control Capability Structure Fields (Sheet 2 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Number of Vendor Defined Asset Classes	4 [31:0]	17	RO	<b>Number of Vendor Defined Asset Classes</b> This field indicates the number of vendor defined asset classes. A value of all 0s in this field indicates that no vendor defined asset classes are supported.
Standard Asset Class Access Table Low	6 [31:0]	17	RO	<b>Standard Asset Class Access Table Low</b> Bits 0 to 31 of the 64-bit address of the base address of the Standard Asset Class Table. Because the Standard Asset Class Access Table must be DWORD-aligned, bits 0 and 1 must be 00b.
Standard Asset Class Access Table High	7 [31:0]	17	RO	<b>Standard Asset Class Access Table High</b> Bits 32 to 63 of the 64-bit address of the base address of the Standard Asset Class Table.
Vendor Defined Asset Class Access Table Low	8 [31:0]	17	RO	<b>Vendor Defined Asset Class Access Table Low</b> Bits 0 to 31 of the 64-bit address of the base address of the Vendor Defined Asset Class Table. Because the Vendor Defined Asset Class Access Table must be DWORD-aligned, bits 0 and 1 must be 00b. A value of zero in the Vendor Defined Asset Class Access Table Low and High fields indicates that there is no Vendor Defined Asset Class Access Table.
Vendor Defined Asset Class Access Table High	9 [31:0]	17	RO	<b>Vendor Defined Asset Class Access Table High</b> Bits 32 to 63 of the 64-bit address of the base address of the Vendor Defined Asset Class Table. A value of zero in the Vendor Defined Asset Class Access Table Low and High fields indicates that there is no Vendor Defined Asset Class Access Table.

a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

**Figure 8-18. Standard Asset Class Access Table**

**Figure 8-19. Vendor Defined Asset Class Access Table**

**Table 8-15. Read Access Control (RAC) Structure Field Description**

Field Name	DWORD <sup>a</sup> & Bit Location	Standard Security Asset Class ID <sup>b</sup>	Attribute	Description
RACx_SD	8x [0]	0	RW/RO	<p><b>Read Access Control Security Director</b>  This bit provides access control for the Security Director. If this bit is 1, then Security Director read accesses to assets in the Management Entity of the type associated with this RAC structure are allowed. If this bit is 0, then Security Director read accesses to assets in the Management Entity of the type associated with this RAC structure are not allowed.  The initial value of this bit is 1.  If the Management Entity contains no assets associated with the access class corresponding to this RAC structure, then this field is hardwired to 0.</p>
RACx_LL	8x [31:1]	0	RW/RO	<p><b>Read Access Control Lower Lower</b>  This field provides access control for Security Clearance Groups 1 through 31. Bit x corresponds to Security Clearance Group x.  If a bit is 1, then read accesses with the corresponding clearance group to assets in the Management Entity of the type associated with this RAC structure are allowed. If this bit is 0, then read accesses with the corresponding clearance group to assets in the Management Entity of the type associated with this RAC structure are not allowed.  The initial value of each bit in this field is 0.  If the Management Entity contains no assets associated with the access class corresponding to this RAC structure, then this field is hardwired to 0.  If the Management Entity does not support the security clearance group associated with a bit in this field, then the bit is hardwired to 0.</p>
RACx_LM	8x+1 [31:0]	0	RW/RO	<p><b>Read Access Control Lower Middle</b>  This field provides access control for Security Clearance Groups 32 through 63. Bit x corresponds to Security Clearance Group (x + 32).  See <a href="#">RACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>
RACx_UM	8x+2 [31:0]	0	RW/RO	<p><b>Read Access Control Upper Middle</b>  This field provides access control for Security Clearance Groups 64 through 95. Bit x corresponds to Security Clearance Group (x + 64).  See <a href="#">RACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>
RACx_UU	8x+3 [31:0]	0	RW/RO	<p><b>Read Access Control Upper Upper</b>  This field provides access control for Security Clearance Groups 96 through 127. Bit x corresponds to Security Clearance Group (x + 96).  See <a href="#">RACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>

a. DWORD in this table refers to the DWORD offset into asset class access table for RACx. For example, the 128-bit RAC2 structure is at DWORD offsets 16, 17, 18, and 19.

b. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

**Table 8-16. Write Access Control (WAC) Structure Field Description**

Field Name	DWORD <sup>a</sup> & Bit Location	Standard Security Asset Class ID <sup>b</sup>	Attribute	Description
WACx_SD	8x+4 [0]	0	RW	<p><b>Write Access Control Security Director</b>  This bit provides access control for the Security Director. If this bit is 1, then Security Director write accesses to assets in the Management Entity of the type associated with this WAC structure are allowed. If this bit is 0, then Security Director write accesses to assets in the Management Entity of the type associated with this WAC structure are not allowed.  The initial value of this bit is 1.  If the Management Entity contains no assets associated with the access class corresponding to this WAC structure, then this field is hardwired to 0.</p>
WACx_LL	8x+4 [31:1]	0	RW	<p><b>Write Access Control Lower Lower</b>  This field provides access control for Security Clearance Groups 1 through 31. Bit x corresponds to Security Clearance Group x.  If a bit is 1, then write accesses with the corresponding clearance group to assets in the Management Entity of the type associated with this WAC structure are allowed. If this bit is 0, then write accesses with the corresponding clearance group to assets in the Management Entity of the type associated with this WAC structure are not allowed.  The initial value of each bit in this field is 0.  If the Management Entity contains no assets associated with the access class corresponding to this WAC structure, then this field is hardwired to 0.  If the Management Entity does not support the security clearance group associated with a bit in this field, then the bit is hardwired to 0.</p>
WACx_LM	8x+5 [31:0]	0	RW	<p><b>Write Access Control Lower Middle</b>  This field provides access control for Security Clearance Groups 32 through 63. Bit x corresponds to Security Clearance Group (x + 32).  See <a href="#">WACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>
WACx_UM	8x+6 [31:0]	0	RW	<p><b>Write Access Control Upper Middle</b>  This field provides access control for Security Clearance Groups 64 through 95. Bit x corresponds to Security Clearance Group (x + 64).  See <a href="#">WACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>
WACx_UU	8x+7 [31:0]	0	RW	<p><b>Write Access Control Upper Upper</b>  This field provides access control for Security Clearance Groups 96 through 127. Bit x corresponds to Security Clearance Group (x + 96).  See <a href="#">WACx_LL</a> for a description of this field.  The initial value of each bit in this field is 0.</p>

a. DWORD in this table refers to the DWORD offset into asset class access table for WACx. For example, the 128-bit WAC2 structure is at DWORD offsets 20, 21, 22, and 23.


b. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

#### 8.1.3.6.4 Security Clearance Group Capability Structure

The Security Clearance Group Capability Structure allows a Security Director to configure the Security Clearance Group value used by a Management Entity when issuing Management Transport requests. This capability structure must be implemented by a Management Entity that is the ultimate source of UCIE Management Transport request packets (i.e., emits request packets) and is not required to be implemented by any other Management Entity.

In some cases, a Management Entity may need to issue requests with different Security Clearance Group values when operating in different contexts. The Security Clearance Group Capability Structure supports multiple Security Clearance Group Contexts to allow a Security Director to configure a Security Clearance Group value for each context. How a Security Director determines the manageability functions provided by these contexts and what Security Clearance Group value should be used is beyond the scope of this specification.

**Figure 8-20. Security Clearance Group Capability Structure**




**Table 8-17. Security Clearance Group Capability Structure Fields**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Capability Structure Version</b> This field indicates the version of this capability structure. This field has a value of 00h in this specification.
Management Capability ID	0 [29:16]	17	RO	<b>Management Capability ID</b> This field specifies the Capability ID of this Management Capability Structure. The Security Clearance Group Capability Structure has a Management Capability ID of 004h.
Num Security Clearance Group Contexts	1 [7:0]	17	RO	<b>Number of Security Clearance Group Contexts</b> This field indicates the number of Security Clearance Group Contexts associated with this Management Entity. The number of Security Clearance Groups Contexts associated with this Management Entity is equal to the value in this field plus 1. A Management Entity that implements this capability structure must have at least one Security Clearance Group Context.

a. See Table 8-7 for a description of Standard Security Asset Class IDs.

### 8.1.3.6.4.1 Security Clearance Group Context

**Figure 8-21. Security Clearance Group Context**



**Table 8-18. Security Clearance Group Context Fields**

Field Name	DWORD& Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Security Clearance Group	0 [6:0]	0	RW	<b>Security Clearance Group</b> This field is configured by the Security Director with the Security Clearance Group value used by the Management Entity when issuing a request. The initial value of this field is 7Fh if this context is not associated with a Security Director. The initial value of this field is 00h if this context is associated with a Security Director.
En	0 [31]	0	RW	<b>Request Enable</b> When this field is set to 1 the Management Entity may issue requests associated with this security clearance group context. When this field is set to 0 the Management Entity must not issue requests associated with this security clearance group context. The initial value of this field is 0 if this context is not associated with a Security Director. The initial value of this field is 1 if this context is associated with a Security Director.

a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

### 8.1.4 UCIE Memory Access Protocol

The UCIE Memory Access Protocol provides read and write access to memory mapped structures and memory associated with a Management Entity that supports the UCIE Memory Access Protocol. A Management Entity exposes a 64-bit address space. The relationship of this address space to a system or I/O address map is beyond the scope of this specification.

The address space associated with a Management Entity may be local to that Management Entity or shared across one or more Management Entities in a chiplet. For example, the same address in two Management Entities may reference the same memory location or different memory locations (e.g., a memory location associated with each Management Entity). A Management Entity may have some addresses that are local and some that are shared. For shared addresses, how concurrent accesses, security, and mutual exclusion are handled is beyond the scope of this specification.

The UCIE Memory Access Protocol utilizes the UCIE Management Transport access control mechanism (see [Section 8.1.3.5](#)).

### 8.1.4.1 UCIe Memory Access Protocol Packets

This section describes UCIe Memory Access Protocol packets. These packets are carried by the UCIe management transport.

#### 8.1.4.1.1 UCIe Memory Request Packet

Memory request packets are issued by a Management Entity to read or write memory mapped structures or memory in another Management entity. The Opcode field indicates the type of operation. When a UCIe Management Transport packet carries a UCIe Memory Request, the Resp field is set to 0 corresponding to a request packet.

UCIe Memory Request packet operations are non-posted. If a UCIe Management Transport packet that carries a UCIe Memory Request packet is not discarded, then a UCIe Memory Response packet is sent in response.


A Management Entity may issue requests on an ordered or unordered traffic class when the Unordered Traffic Class Enable (UE) bit is set to 1 in the UCIe Memory Access Protocol capability structure. When the UE bit is cleared to 0, then the Management Entity may only issue requests on an ordered traffic class and must not issue requests on an unordered traffic class. Whether a Management Entity utilizes an unordered traffic class is implementation specific.

The Tag field in a UCIe Memory Request packet is an 8-bit field populated by the requester, carried in a request packet, and returned by the responder in the corresponding response packet if one is generated. A requester may have multiple outstanding requests with the same Tag field value to the same or different responders. The responder must not assume that Tag field values are unique and must not in any way interpret the Tag field value. The use of the Tag field is requester implementation specific and may be used for applications such as mapping responses to previously issued requests; determining the responder associated with a response packet; and detecting lost, dropped, or discarded packets.

The maximum number of requests that a requester may have outstanding is requester implementation specific.

Figure 8-22 shows the fields of a UCIe Memory Access Request packet. Reserved fields (i.e., ones labeled as Rsvd) must be filled with all 0s when the packet is formed. Reserved fields must be forwarded unmodified on the Management Network and ignored by receivers. An implementation that relies on the value of a reserved field in a packet is non-compliant.

**Figure 8-22. UCIe Memory Access Request Packet Format**



**Table 8-19** defines the fields of a UCIe Memory Access Request packet. The packet starts at DWORD 2 because DWORDs 0 and 1 contain the UCIe Management Transport packet header. All fields in the table have little endian bit ordering, similar to [Figure 8-5](#) (e.g., Address bits 32 through 39 are in Byte 3 bits 7 through 0 of DWORD 3, and Address bits 40 through 47 are in Byte 2 bits 7 through 0 of DWORD 2 and so on).

**Table 8-19. UCIe Memory Access Request Packet Fields**

Field Name	Field Size	Description
Tag	8 bits	<b>Tag</b> This field contains the value of the tag field of the corresponding memory access request.
First DW BE	4 bits	<b>First Data DWORD Byte Enable</b> This field contains byte enables for the first (or only) DWORD referenced. A value of 0 indicates that the corresponding byte is not enabled and a value of 1 indicates that the corresponding byte is enabled. Bit 0 corresponds to Byte 0. Bit 1 corresponds to Byte 1. Bit 2 corresponds to Byte 2. Bit 3 corresponds to Byte 3.
Last DW BE	4 bits	<b>Last Data DWORD Byte Enable</b> This field contains byte enables for the last DWORD referenced. If the LENGTH field has a value of 0, then this field must be 0000b. A value of 0 indicates that the corresponding byte is not enabled and a value of 1 indicates that the corresponding byte is enabled. Bit 0 corresponds to Byte 0. Bit 1 corresponds to Byte 1. Bit 2 corresponds to Byte 2. Bit 3 corresponds to Byte 3.
Length	8 bits	<b>Data Length</b> This field indicates the length of data referenced in DWORDs. The length of the packet in DWORDs is equal to the value of this field plus 1 (e.g., a value of 00h in this field indicates a packet length of one DWORD, a value of 01h in this field indicates a packet length of two DWORDs, and so on).
Opcode	4 bits	<b>Opcode</b> This field indicates the memory access request operation. 0000b: Reserved (used for responses) 0001b: Memory Read (MemRd) 0010b: Memory Write (MemWr) Others: Reserved
Address	62 bits	<b>Address</b> This field contains the DWORD address being referenced in the Management Entity.
IPA	1 bit	<b>Ignore Prohibited Access</b> This bit indicates whether accesses to prohibited assets should be ignored. When access to a prohibited asset is ignored, the asset is not accessed but the request completes successfully. The value of this bit is determined by the requester and should not be set to 1 during normal operation because doing so would cause access violations to not be reported in the Response Status. 0: Do not ignore access to prohibited assets 1: Ignore accesses to prohibited assets
Data	Varies	<b>Data</b> This field is present in Memory Write requests and contains the data being written. This field is not present in Memory Read requests.

### 8.1.4.1.2 UCIe Memory Access Response Packet

A UCIe Memory Access Response packet is generated by a Management Entity when the processing associated with a UCIe Memory Access Request packet completes. When a UCIe Management Transport packet carries a UCIe Memory Response, the Resp field is set to 1 corresponding to a response packet.

A UCIe Memory Access Protocol responder must always support UCIe Memory Request packets on all traffic classes (TC). The traffic class of a UCIe Memory Access Response packet is the same as the traffic class used in the corresponding UCIe Memory Access Request packet.

As described in [Section 8.1.3.1.1](#), each traffic class is a unique ordering domain. There are no ordering guarantees for UCIe Memory Request packets in different traffic classes.

Within an ordered traffic class, UCIe Memory Request packets are delivered in-order between a requester and a responder and UCIe Memory Response packets are delivered in-order between a responder and the requester. There are no ordering guarantees between requests to different responders and there are no ordering guarantees between responses from different responders to a requester. Within an unordered traffic class there are no packet ordering guarantees and the packets may be delivered in any order.

A Management Entity may process received UCIe Memory Request packets sequentially (i.e., one at a time) or concurrently (i.e., two or more at a time). There are no ordering requirements between requests in different traffic classes; however, the result of processing these requests must be equivalent to some sequential processing of requests performed in an atomic manner.

Regardless of whether UCIe Memory Request packets are associated with an ordered or an unordered traffic class, a responder may send UCIe Memory Access Response Packets out-of-order (i.e., a responder is not required to send response packets in the same order that the corresponding request packets were received by the responder). This means that responses may be received by a requester in an order different from the order in which the requests were sent by the requester.

#### IMPLEMENTATION NOTE — RESPONSES IN AN ORDERED TRAFFIC CLASS

Because responders are free to send response packets for the UCIe Memory Access protocol in any order, an implementation may reorder these responses when carried in an ordered traffic class. While this conflicts with the ordered traffic class requirements, a requester cannot tell whether this reordering occurred at the responder or in the ordered traffic class of the Management Network.

The Status field in a UCIe Memory Access Response packet indicates the status associated with processing the corresponding UCIe Memory Access Request packet. If a UCIe Memory Access Request packet is processed successfully, then a UCIe Memory Access Response packet is generated with status Success. If the request requires response data, then all the data associated with the successful response is contained in a single response packet.

If a Management Entity receives a well formed UCIe Management Transport packet, but the UCIe Memory Access Request packet is malformed, then no processing of the request occurs and a response with no data and status Packet Error is returned.

- Examples of a malformed UCIe Memory Access Request packet:
  - Receipt of a UCIe Memory Access Request packet with a reserved value in the Opcode field.
  - Receipt of a UCIe Memory Access Request packet with the Length field set to zero and the Last DW BE field set to a nonzero value.

If a request violates the programming model of a Management Entity, then the request is not performed and a response with no data and status Programming Model Violation is returned.

- Examples of programming model violations:
  - Unless otherwise specified all UCIe defined structures must be accessed as DWORDs.

If a Management Entity receives a request, is not capable of processing the request, but will be able to process the request at some point in the future, then a response with no data and status Retry Request is returned. The Retry Request status should not be used during normal operation and implementations are strongly encouraged to only use the Retry Status when absolutely necessary. How long a requester waits after receiving a response with status Retry Request before reissuing the request is implementation specific. The Max Retry Time Units and Max Retry Time Value fields in the UCIe Memory Access Protocol Capability Structure report the maximum duration of time during which a Management Entity may return a response with status Retry Request. A requester may use this time duration to determine how long to poll a responder before declaring that the responder has malfunctioned.

If the Management Entity can process a request, the request does not contain an error, and the request attempts to access an asset that is prohibited, then the asset is not accessed, and no processing associated with the request occurs.

- If the Ignore Prohibited Access (IPA) bit in the request is cleared to 0, then a response with no data and a status of Access Denied is returned.
- If the Ignore Prohibited Access (IPA) bit in the request is set to 1, then the required response data with all values set to zero and status Success is returned. The purpose of this is to allow an address range to be probed without returning errors.

The read of a byte whose corresponding byte enable is 0 in the First DW BE or Last DW BE field should return a value of FFh.

#### **IMPLEMENTATION NOTE — READ VALUE RETURNED ON UNUSED BYTE LANES**

If a Management Entity receives a UCIe Memory Access Request packet with a byte enable value of 0 in the First DW BE or Last DW BE field and does not return a value of FFh for the byte in the corresponding response, then care must be exercised to ensure that the data returned in unused bytes does not create a security issue. Implementations are strongly encouraged to align secure information on DWORD or larger boundaries.

Figure 8-23 shows the fields of a UCIe Memory Access Response packet. Reserved fields (i.e., ones labeled as Rsvd) must be filled with 0s when the packet is formed. Reserved fields must be forwarded unmodified on the Management Network and ignored by receivers. An implementation that relies on the value of a reserved field in a packet is non-compliant.

**Figure 8-23. UCIe Memory Access Response Packet**




Table 8-20 defines the fields of a UCIe Memory Access Response packet. The packet starts at DWORD 2 because DWORDs 0 and 1 contain the UCIe Management Transport packet header. All fields in the table have little endian bit ordering (e.g., Tag bit 0 is in DWORD 3 bit 0, and Tag bit 7 is in DWORD 3 bit 7).

**Table 8-20. UCIe Memory Access Response Packet Fields**

Field Name	Field Size	Description
Opcode	4 bits	<b>Opcode</b> This field must be set to 0000b.
Status	3 bits	<b>Response Status</b> This field indicates the memory access response status. 000b: Success (SUCCESS) 001b: Programming Model Violation (PMV) 010b: Retry Request (RR) 011b: Access Denied (AD) 100b: Packet Error (PERR) Others: Reserved
Tag	8 bits	<b>Tag</b> This field contains the value of the tag field of the corresponding memory access request.
Data	Varies	<b>Data</b> If the memory access request was a Memory Read that was processed successfully (i.e., the Response Status field contains Success), then this field contains the data read. This field is not present in Memory Write completions.

### 8.1.4.2 UCIe Memory Access Protocol Capability Structure

A Management Entity that implements the UCIe Memory Access Protocol must implement the UCIe Memory Access Protocol Capability Structure described in this section.


The Max Buffered Requests field reports the maximum number of requests that the Management Entity is guaranteed to buffer. Issuing more outstanding requests to the Management Entity than this maximum may result in head-of-line blocking in the chiplet Management Fabric and/or a VC associated with a Management Port between chiplets.

The Request Buffer Size field reports the sum of the size of the requests that the Management Entity is guaranteed to buffer. Issuing more outstanding requests to the Management Entity than will fit in this buffer may result in head-of-line blocking in the chiplet Management Fabric and/or a VC associated with a Management Port between chiplets.

The Max Response Time Units and Max Response Time Value fields report the expected maximum time that the Management Entity requires to process a request. This is the expected maximum time with no other outstanding requests from receipt of a UCIe Memory Request packet at the Management Entity to the Management Entity emitting a corresponding UCIe Memory Response packet.

The UCIe Management Access Protocol does not define an architected completion timeout mechanism to detect lost packets or hardware failures; however, a requester may use the time reported in Max Response Time Units and Max Response Time Value fields in this capability structure to implement a vendor defined completion timeout mechanism. When a completion timeout mechanism is implemented, the requester must not declare a completion timeout sooner than the expected maximum response time reported by Response Time Units and Response Time Value fields.

**Figure 8-24. UCIe Memory Access Protocol Capability Structure**



**Table 8-21. UCIe Memory Access Protocol Capability Structure Fields (Sheet 1 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Ver	0 [7:0]	17	RO	<b>Capability Structure Version</b> This field indicates the version of this capability structure. This field has a value of 00h in this specification.
Management Capability ID	0 [29:16]	17	RO	<b>Management Capability ID</b> This field specifies the Capability ID of this Management Capability Structure. The UCIe Memory Access Protocol Capability Structure has a Management Capability ID of 002h.
Max Response Time Units	1 [3:0]	17	RO	<b>Maximum Response Time Units</b> This field indicates the units associated with the Max Response Time Value field. 0000b: Reserved 0001b: nanoseconds (ns) 0010b: microseconds (us) 0011b: milliseconds (ms) 0100b: seconds (s) Others: Reserved

**Table 8-21. UCIe Memory Access Protocol Capability Structure Fields (Sheet 2 of 2)**

Field Name	DWORD & Bit Location	Standard Security Asset Class ID <sup>a</sup>	Attribute	Description
Max Response Time Value	1 [13:4]	17	RO	<b>Maximum Response Time Value</b> This field indicates the expected maximum response time value. The units associated with this value are specified by the Max Response Time Units field.
Maximum Buffered Requests	1 [23:16]	17	RO	<b>Maximum Number of Buffered Requests</b> This field reports the maximum number of requests that the Management Entity can buffer. Requests that the Management Entity are currently processing are considered buffered request. A value of zero in this field indicates that the maximum number of buffered requests is not reported.
Request Buffer Size	2 [31:0]	17	RO	<b>Request Buffer Size</b> This field reports the size of the Management Entity request buffer in DWORDs. The number of DWORDs consumed by a request packet in this buffer is equal to the value specified by the Length field in the UCIe Management Transport packet header. A request packet that the Management Entity is currently processing consumes space in this buffer. A value of all 0s in this field indicates that the size of the request buffer is not reported.
Max Retry Time Units	3 [3:0]	17	RO	<b>Maximum Retry Time Units</b> This field indicates the units associated with the Max Retry Time Value field. 0000b: Reserved 0001b: nanoseconds (ns) 0010b: microseconds (us) 0011b: milliseconds (ms) 0100b: seconds (s) Others: Reserved
Max Retry Time Value	3 [13:4]	17	RO	<b>Maximum Retry Time Value</b> This field indicates the maximum duration of time during which a Management Entity may return a response with status Retry Request (i.e., maximum retry time). A value of 000h in this field indicates that the maximum retry time value is not reported.
UE	4 [0]	16	RW	<b>Unordered Traffic Class Enable</b> When this field is set to 1 the Management Entity may issue UCIe Memory Access protocol requests on an ordered or unordered traffic class. When this field is set to 0 the Management Entity may only issue requests on an ordered traffic class and must not issue requests on an unordered traffic class. The initial value of this field is 0 in all Management Entities except the Management Director. The initial value of this field is 1 in the Management Director.


a. See [Table 8-7](#) for a description of Standard Security Asset Class IDs.

## 8.2 Management Transport Packet (MTP) Encapsulation

### 8.2.1 MTP Encapsulation Architecture Overview


Management Transport Packet (MTP) is the message used for management-related functionality on a management network in UCIe-based chiplets (see [Section 8.1.1](#) for details). This section deals with how MTPs are sent/received over UCIe Sideband and Mainband links through the process of Encapsulation. All Management Ports (as defined in [Section 8.1.2](#)) in a chiplet must support Encapsulation. Chiplet support for Management Port on a UCIe sideband link or a UCIe mainband link are independently optional, subject to rules stated in [Section 8.1.2](#). When Management Port is supported on a UCIe link (sideband or mainband) the management path on the link is setup as described in [Section 8.2.3.1](#) for sideband and [Section 8.2.3.2](#) for mainband. After the management path is set up on a link, the Encapsulated MTPs can be sent and received. Throughout this document the term Management Port Messages (MPM) is used to refer to all Sideband and Mainband messages that relate to Encapsulation. For the Sideband interface, these messages are defined in [Table 7-1](#). For the mainband, these messages are defined in [Table 8-22](#) and a "Management Flit" is defined (see [Table 3-4](#) and [Table 3-5](#)) to carry these messages.

See [Figure 8-25](#) and [Figure 8-26](#) for a high-level view of the MTP transport path over UCIe sideband and mainband respectively. In this architecture, MTPs are transported between Management Port Gateways (MPGs) on each end of the UCIe link using either the sideband or the mainband path. In this context, an MPG is an entity that provides the bridging functionality when transporting an MTP from/to a local SoC management fabric (which is an SoC-specific implementation) to/from a UCIe link. The MPG has credited buffers for receiving MTPs (called RxQ) from the link and their sizes are exchanged during initial link training. These credited buffers are separately maintained for Sideband and Mainband paths when management transport is supported on both. Up to eight VCs can be supported on a Management Port. Dedicated buffering is required for each VC negotiated. Support for VC0 is mandatory when management transport is negotiated, and all other VCs are optional.

**Figure 8-25. UCIe Sideband Management Path Architecture<sup>a b</sup>**

a. Configuration interface (i.e., `p1_cfg_*` and `lp_cfg_*` signals) described in [Table 10-1](#).

b. Configuration interface (i.e., `p1_cfg_*` and `lp_cfg_*` signals) described in [Table 10-1](#) plus extensions described in [Table 10-3](#).

**Figure 8-26. UCIe Mainband Management Path Architecture**


In multi-module or multi-sideband-only link configurations, any, some or all of up to four sideband links can be used for transporting MTPs. Unless stated otherwise, any references to sideband management port behavior/requirements/rules for a multi-module configuration also apply to a multi-sideband-only link configuration. In multi-stack mainband configurations, any or both stacks can be used for transporting MTPs. Ordering is still maintained when transporting packets on multiple sideband links/multiple stacks and this is described in [Section 8.2.4.3](#). Because MTPs can be large (up to 2K payload) and can block the sideband link for regular link management traffic (as described in [Table 7-1](#) except opcodes 10111b and 11000b), there is a mechanism provided to periodically arbitrate the link between link management packets/messages and MPMs over the sideband link. Additionally, to allow management path over sideband (when supported) to operate independent of mainband link status (which is required for certain management use cases such as FW download), UCIE link state machine supports sending/receiving management packets over sideband in all link states including RESET (see [Chapter 4.0](#) for details).

In [Figure 8-25](#) and [Figure 8-26](#), the location of the Management Port Gateway mux is shown for reference purposes only. Implementations can choose to locate the mux elsewhere (e.g., above FDI for sideband path) and details of such implementations are beyond the scope of this specification. Interface definitions for this architecture, seen in [Chapter 10.0](#), and other details discussed around Management Port Gateway integration are with respect to this reference Management Port Gateway mux placement.

The Management Port Gateway interfaces to the D2D Adapter by way of the FDI for mainband transport as shown in [Figure 8-26](#), and FDI is described in [Chapter 10.0](#). The Management Port Gateway can also connect directly to D2D by way of the FDI. Supported configurations of Management Port Gateway connectivity to D2D are shown in [Figure 8-27](#).

The terminology used throughout this chapter will be in reference to the concepts shown in [Figure 8-25](#) and [Figure 8-26](#). In case of CXL protocol, the Management Port Gateway mux is on the CXL.io FDI.

**Figure 8-27. Supported Configurations for Management Port Gateway Connectivity to D2D Adapter on Mainband**



## 8.2.2 Management Port Messages

### 8.2.2.1 Sideband

There are currently two MPM opcodes defined as shown in [Table 7-1, “Opcode Encodings Mapped to Packet Types”](#). See [Section 7.1.2.4](#) for more information.

### 8.2.2.2 Mainband

All MPMs on mainband carry a 2-DWORD header referred to as "MPM Header" (see [Figure 8-28](#) and [Figure 8-31](#)). In that Header, bits [4:0] in the first DWORD carry the MPM opcode and are defined in [Table 8-22](#). The remainder of this section discusses the format of these opcode messages. See [Section 8.2.5.2.3](#) for details of how these messages are packed in the Management Flit when transmitting over the mainband.

**Table 8-22. MPM Opcodes on Mainband**

Opcode	Message
10111b	MPM without Data
11000b	MPM with Data
Others	Reserved

#### 8.2.2.2.1 MPMs with Data

Bits [21:14] in the first DWORD of the MPM header (see [Figure 8-28](#)) of an MPM with Data message form an 8b msgcode that denotes a specific MPM with Data message. Supported MPM with data messages on the mainband are shown in [Table 8-23](#).

**Table 8-23. Supported MPM with Data Messages on Mainband**

msgcode	Message
01h	Encapsulated MTP Message
FFh	Vendor-defined Management Port Gateway Message
Others	Reserved

The term "MPM payload" is used in the remainder of this section to refer to the payload in the MPM with Data messages.

##### 8.2.2.2.1.1 Common Fields in MPM Header of MPM with Data Messages on Mainband

[Figure 8-28](#) shows and [Table 8-24](#) describes the common fields in the MPM header of MPM with data messages on the mainband.

**Figure 8-28. Common Fields in MPM Header of all MPM with Data Messages on Mainband**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
rsvd	re	sp	vc	msgcode	length	rsvd	opcode = 11000b																								
rsvd	msgcode-specific	rsvd	msgcode-specific	rsvd	rxq id																										

**Table 8-24. Common Fields in MPM Header of all MPM with Data Messages on Mainband (Sheet 1 of 2)**


Field	Description
opcode	11000b: MPM with Data.
length	MPM Payload length (i.e., 0h for 1 QWORD, 1h for 2 QWORDs, 2h for 3 QWORDs, etc.).
msgcode	Message code as defined in <a href="#">Table 8-23</a> .

**Table 8-24. Common Fields in MPM Header of all MPM with Data Messages on Mainband (Sheet 2 of 2)**

Field	Description
vc	Virtual Channel ID.
resp	0: Request MPM. 1: Response MPM. For a Vendor-defined Management Port Gateway Message with Data, this bit is always 0 (see <a href="#">Section 8.2.2.2.1.3</a> ).
rxqid	RxQ-ID to which this packet is destined. See <a href="#">Section 8.2.3.2.2</a> for RxQ details. rxqid=0 corresponds to Stack 0. rxqid=1 corresponds to Stack 1.

### 8.2.2.2.1.2 Encapsulated MTP Message

Encapsulated MTP on the mainband is an MPM with Data with a msgcode of 01h.

**Figure 8-29. Encapsulated MTP on Mainband**

- a. MPM Header.
- b. MPM Payload.
- c. Management Transport Packet (MTP).
- d. Length in MPM Header.
- e. DWORD padding.

**Table 8-25. Encapsulated MTP on Mainband Fields**

Location	Bit	Description
MPM Header <sup>a</sup>	s	Segmented MTP (see <a href="#">Section 8.2.4.2</a> ). The first and middle segments in a segmented MTP have this bit set to 1. The last segment in a segmented MTP will have this bit cleared to 0. An unsegmented MTP also has this bit cleared to 0.
	p	1-DWORD padding of all 0s added at the end of the packet, if required to align to a QWORD boundary.
MPM Payload	—	See <a href="#">Section 8.1.3.1</a> for details. Note that DWORDx:Bytey in <a href="#">Figure 8-29</a> refers to the corresponding DWORD, Byte defined in the Management Transport Packet in <a href="#">Figure 8-5</a> .


a. See [Section 8.2.2.2.1.1](#) for details of header fields common to all MPMs with data on the mainband.

### 8.2.2.2.1.3 Vendor-defined Management Port Gateway Message

The Vendor-defined Management Port Gateway message with data is defined for custom communication between MPGs on the two ends of a UCIe mainband link. These messages are not part

of the Management transport protocol, and these messages start at an MPG and terminate at the MPG on the other end of the UCIe mainband link. These messages share the same rxqid buffers as encapsulated MTP messages. If an MPG does not support these messages or does not support vendor-defined messages from a given vendor (identified by the UCIe Vendor ID in the header), the MPG silently drops those messages. Ordering of these messages sent over multiple mainband stacks is subject to the same rules presented in [Section 8.2.4.3](#) for encapsulated MTPs.

**Figure 8-30. Vendor-defined Management Port Gateway Message with Data on Mainband**



- a. MPM Header.
- b. MPM Payload.
- c. Length in MPM Header.

**Table 8-26. Vendor-defined Management Port Gateway Message with Data on Mainband Fields**

Location	Field	Description
MPM Header <sup>a</sup>	UCIe Vendor ID	UCIe Consortium-assigned unique ID for each vendor.
MPM Payload	—	Vendor-defined.

a. See [Section 8.2.2.2.1.1](#) for details of header fields common to all MPMs with data on the mainband.

### 8.2.2.2.2 MPMs without Data

Bits [21:14] in the first DWORD of the MPM header of an MPM without Data message form an 8b msgcode that denotes a specific MPM without Data message. [Table 8-27](#) lists the supported msgcodes.

**Table 8-27. Supported MPM without Data Messages on Mainband**

msgcode	Message
01h	Management Port Gateway Capabilities Message
03h	Init Done Message
FFh	Vendor-defined Management Port Gateway Message
Others	Reserved

### 8.2.2.2.2.1 Common Header Fields of MPM without Data Messages on Mainband

Figure 8-31 shows and Table 8-28 describes the common fields in the MPM header of MPM without data messages on the mainband.

**Figure 8-31. Common Fields in MPM Header of all MPM without Data Messages on Mainband**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
rsvd	msgcode-specific	msgcode	msgcode-specific	rsvd	opcode = 10111b																										
rsvd	msgcode-specific	rsvd	msgcode-specific																												

**Table 8-28. Common Fields in MPM Header of all MPM without Data Messages on Mainband**

Field	Description
opcode	10111b: MPM without Data.
msgcode	Message code as defined in Table 8-27.

### 8.2.2.2.2.2 Management Port Gateway Capabilities Message

See Section 8.2.3.2.2 for details of how this message is used during mainband management path initialization.

Figure 8-32 shows and Table 8-29 describes the Management Port Gateway Capabilities message format on the mainband.

**Figure 8-32. Management Port Gateway Capabilities MPM on Mainband**

a	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rsvd	msgcode = 01h	NumVC	rsvd	opcode = 10111b																											
	rsvd	Port ID[15:0]	rsvd	rsvd																												

a. MPM Header.

**Table 8-29. Management Port Gateway Capabilities MPM Header Fields on Mainband<sup>a</sup>**

Field	Description
NumVC	Number of VCs supported by the Management Port Gateway that is transmitting the message.
Port ID	Port ID number value of the Management port associated with the Management Port Gateway that is issuing the message (see Section 8.1.3.6.2.1).

a. See Section 8.2.2.2.2.1 for details of header fields common to all MPMS without data on the mainband.

### 8.2.2.2.2.3 Init Done Message

See Section 8.2.3.2.2 for details of how this message is used during mainband management path initialization.

Figure 8-33 shows and Table 8-30 describes the Init Done message format on the mainband.

**Figure 8-33. Init Done MPM on Mainband**

	3	2	1	0
31	30	29	28	27
26	25	24	23	22
21	20	19	18	17
16	15	14	13	12
11	10	9	8	7
6	5	4	3	2
1	0			
a	rsvd	msgcode = 03h	rsvd	opcode = 10111b
		rsvd		rxqid

a. MPM Header.

**Table 8-30. Init Done MPM Header Fields on Mainband<sup>a</sup>**

Field	Description
rxqid	RxQ-ID associated with the message. See Section 8.2.3.2.2 for RxQ details.

a. See Section 8.2.2.2.2.1 for details of header fields common to all MPMs without data on the mainband.

### 8.2.2.2.2.4 Vendor-defined Management Port Gateway Message

The Vendor-defined Management Port Gateway message without data is defined for custom communication between the MPGs on both ends of a PCIe mainband link. These messages are not part of the management transport protocol, and these messages start at an MPG and terminate at the MPG on the other end of the PCIe mainband link. These messages share the same rxqid buffers as encapsulated MTP messages. If an MPG does not support these messages or does not support these messages from a given vendor (identified by the PCIe Vendor ID in the header), the MPG silently drops those messages.

The Vendor-defined Management Port Gateway message without data on the mainband has the format shown in Figure 8-33.

**Figure 8-34. Vendor-defined Management Port Gateway Message without Data on Mainband**

	3	2	1	0
31	30	29	28	27
26	25	24	23	22
21	20	19	18	17
16	15	14	13	12
11	10	9	8	7
6	5	4	3	2
1	0			
a	rsvd	re sp = 0	vc	msgcode = FFh
			Vendor-defined	rsvd
				opcode = 10111b
	rsvd		PCIe Vendor ID	rsvd
				rxqid

a. MPM Header.

**Table 8-31. MPM Header Vendor-defined Management Port Gateway Message without Data on Mainband<sup>a</sup>**

Field	Description
vc	Virtual Channel ID.
resp	Vendor-defined Management Port Gateway message without data always uses the Request channel.
PCIe Vendor ID	PCIe Consortium-assigned unique ID for each vendor.
rxqid	RxQ-ID to which this packet is destined. See <a href="#">Section 8.2.3.2.2</a> for RxQ details.

a. See [Section 8.2.2.2.1](#) for details of header fields common to all MPMS without data on the mainband.

## 8.2.3 Management Transport Path Setup

Management transport path setup occurs in two distinct phases:

- **Negotiation phase** — In this phase, support for management transport, and when supported, the number of RxQs present in the partner chiplet, are negotiated. This is required for backward compatibility. This negotiation is done separately for sideband and mainband.
- **Initialization phase** — In this phase, the number of VCs supported is negotiated, and the RxQs in the Management Port Gateways on both ends of the link are initialized through credit exchanges for each supported VC. Port IDs are also exchanged.

[Section 8.2.3.1](#) describes the setup process for the sideband. [Section 8.2.3.2](#) describes the setup process for the mainband.

### 8.2.3.1 Sideband

Sideband Management Transport path setup occurs after a Management Reset or when Software writes 1 to the ‘Retrain Link’ bit in the Sideband Management Port Structure register (see [Section 8.1.3.6.2.1](#)). After setup is complete, management transport path over sideband remains active until the next Management Reset or until a ‘Heartbeat timeout’ is detected (as described in [Section 8.2.5.1.3](#)).

#### 8.2.3.1.1 Negotiation Phase Steps

Negotiation occurs in the MBINIT.PARAM state. See [Section 4.5.3.3.1.1](#) for details.

#### 8.2.3.1.2 Initialization Phase Steps

If the Negotiation phase indicates support for Management transport and the SB\_MGMT\_UP flag (see [Section 4.5](#)) is cleared, Initialization phase steps are performed as indicated in this section.

A few general rules for RxQs that are initialized in this phase:

- Management Port Gateway maintains separate Rx queues for each sideband link over which it can receive MPMS. The Management Port Gateway can limit the number of Rx queues to be the same or smaller than the number of modules in the design. For example, in a design with four modules, a Management Port Gateway can choose to limit Rx queues to three or two or one.
- Each Rx queue in the Management Port Gateway is assigned a separate RxQ-ID and it is relevant for maintaining ordering when interleaving MTPs across multiple sideband links. See [Section 8.2.4.3](#).
- See [Section 8.2.4.1](#) for details of credit buffers that are required in each Rx queue.


- Number of RxQs finalized for transmitting and receiving MPMs is 0 to MIN{RxQ-Local, RxQ-Remote}, where RxQ-Local and RxQ-Remote are defined in [Section 4.5.3.3.1.1](#).
- Transmission of MPMs with a given RxQ-ID is always associated with a specific local module that is design-specific. For example, an MPM with an RxQ-ID of 0 can be sent on any Module's sideband and that choice is design-specific. However, the choice is static and cannot change after the first MPM with that RxQ-ID is sent.
- Credits associated with each RxQ-ID are exchanged with a remote link partner by way of Credit Return messages as discussed below.

Initialization phase steps:


After **pm\_param\_done** is asserted and there is >0 module count negotiated for management transport for the local and remote sides, the Management Port Gateway begins the initialization process to the remote MPG for each RxQ-ID that the MPG needs to enable.

1. The initialization phase starts (shown in [Figure 8-35](#), [Figure 8-36](#), and [Figure 8-37](#)) with each Management Port Gateway sending the Management Port Gateway Capabilities message (see [Figure 7-9](#) for message format).
  - Message can be sent on any RxQ-ID path, but sent only once per initialization phase from a chiplet to the partner chiplet.
  - Port ID value in the transmitted message is the value in Port ID field (see [Table 8-12](#)).
  - Port ID value in the received message is recorded in the "Remote Port ID" field (see [Table 8-12](#)).
  - NumVC field is the number of VCs supported by the transmitting Management Port Gateway. The number of VCs supported is the value in the NumVC field + 1. For example, if only one VC (VC0) is supported, NumVC is 0h. If two VCs are supported (VC0, VC1), then NumVC is 1h, etc.
  - MIN{Transmitted NumVC, Received NumVC}+1 number of VCs is enabled by each Management Port Gateway in the subsequent steps. The value of the enabled VCs starts from 0 and increments by 1 for each enabled VC up to MIN{Transmitted NumVC, Received NumVC}.
2. Management Port Gateway then sends credit Return messages for each enabled VC for each type (requests and responses), across all enabled RxQ-IDs. The Management Port Gateway is permitted to send this message. [Figure 8-35](#) shows the flow for the case of only a single RxQ (RxQ-ID=0) and single VC (VC0) negotiated during the negotiation phase. [Figure 8-36](#) shows the flow for the case of two RxQs (RxQ-ID=0, 1) and single VC (VC0) negotiated during the negotiation phase. [Figure 8-37](#) shows the flow for the case of only a single RxQ (RxQ-ID=0) and two VCs (VC0, VC1) negotiated during the negotiation phase.
  - Credit Return message (see [Figure 7-10](#)) contains an "RxQ-ID" field. The field must be assigned starting from 0 to MIN{RxQ-Local, RxQ-Remote}-1.
  - Infinite credits are permitted to be advertised. This is performed by sending a value of 3FFh in the "Rx Credit return in QWORDs" field for that VC and Type before the "Init Done".


**Figure 8-35. Sideband Management Transport Initialization Phase Example with RxQ-ID=0 and One VC (VC0)**



**Figure 8-36. Sideband Management Transport Initialization Phase Example with RxQ-ID=0, 1 and One VC (VC0)**



**Figure 8-37. Sideband Management Transport Initialization Phase Example with RxQ-ID=0 and Two VCs (VC0, VC1)**



- After the last Credit Return message for a given RxQ-ID, the Management Port Gateway must send an "Init Done" message (see Figure 7-11) for the corresponding RxQ-ID. This informs the remote Link partner that a receiver has finished advertising credits for enabled VCs for the given RxQ-ID.
  - After "Init Done" has been transmitted and received by a Management Port Gateway for all available RxQ-ID paths, the MPG is ready for sending Management Transport packets.
    - Sideband should be able to send/receive management transport packets at this point without any dependency on the mainband link status.
    - Management Port Gateway asserts the `mp_mgmt_up` and `mp_mgmt_init_done` signals to PHY to indicate that the Management Transport Path was successfully initialized. PHY sets the `SB_MGMT_UP` flag when both `mp_mgmt_up` and `mp_mgmt_init_done` are asserted. The flag remains set until the management path goes down. In case of any fatal error (e.g., credit return messages were received for an RxQ-ID that is not expected, a timeout occurred while waiting for the Init Done message, etc.) during RxQ credit exchange, the `mp_mgmt_up` signal will remain de-asserted with the `mp_mgmt_init_done` signal asserted.
    - Note that the Management Port Gateway is unaware of PHY states and thus, after the `mp_mgmt_up` signal is asserted, the Management Port Gateway assumes that the

management path through the sideband is available unless there is a Management Reset or the MPG detects an error through the mechanism described in [Section 8.2.5.1.3](#).

- o After the SB\_MGMT\_UP flag is set, sideband link is available for sideband packet (MPMs or any other sideband packets) transmission/reception in all state machine states including RESET/SBINIT.
  - After the Management Port Gateway receives the “Init Done” message for a given RxQ-ID, the MPG must be ready to receive MTPs with that RxQ-ID.

The PHY Layer routes a message with a given RxQ-ID (specified by the `mp_rxqid` signal) to a specific module’s sideband link and that association is design-specific. Note that because RxQ-ID association to a module sideband is design-specific, on the same sideband link, messages with different RxQ-IDs in each direction are possible.

### **8.2.3.1.3 Other Sideband Management Transport Path Rules**

- Sideband interfaces successfully initialized for management transport are available for management transport regardless of the associated mainband module’s state.
  - Note that when management transport is NOT supported and Module 0’s mainband is disabled at runtime, the sideband interface on that module is also disabled and D2D messages are routed to the sideband interface of the next-available lowest-numbered module that is enabled. When management transport is supported and enabled on the sideband link, the sideband link remains active for both management and non-management packets even if the corresponding mainband module is disabled.
- If SW writes 1 to the ‘Retrain Link’ bit in the Management Port Structure register associated with a sideband link when the Management Path is already up on that port, the Management Port Gateway must follow the ‘Heartbeat timeout’ flow (see [Section 8.2.5.1.3](#)) to bring the management path down before instructing the PHY to restart link negotiation (by the `sb_mgmt_init_start` signal).

### **8.2.3.2 Mainband**

Mainband Management Transport path setup occurs when a link trains up. After the setup is complete, the management transport path remains active until a Domain Reset or until the link or the associated stack(s) goes down.

#### **8.2.3.2.1 Negotiation Phase Steps**

Mainband Management Transport path negotiation occurs on every mainband link training, thereby leveraging the existing D2D adapter protocol negotiation messages/flows. Support for Management Transport protocol within a stack is explicitly indicated with a new bit in the negotiation flow (see [Table 3-1](#)).

[Section 3.1](#) and [Section 3.2](#) provide Management Transport protocol negotiation details. At the end of protocol negotiation, the D2D adapter indicates the number of D2D stacks that negotiated Management Transport protocol by signals discussed in [Table 10-3](#).

#### **8.2.3.2.2 Initialization Phase Steps**

A few general rules for the RxQs that are initialized in this phase:

- Management Port Gateway maintains separate Rx queues for receiving MTPs over each negotiated stack.

- Each Rx queue within the Management Port Gateway is assigned a separate RxQ-ID, which is necessary for maintaining ordering when interleaving packets across multiple stacks. See [Section 8.2.4.3](#).
- See [Section 8.2.4.1](#) for details of credit buffers that are required in each Rx queue.
- RxQ-ID values are either 0 or 1. A value of 0 is used if only one stack is negotiated for management transport (regardless of the stack-id value negotiated) and values of 0 and 1 are used if two stacks are negotiated for management transport. In the latter case, an RxQ-ID value of 0 is used for Stack 0, and an RxQ-ID of 1 is used for Stack 1.

When FDI transitions to active state (`p1_state_sts=Active`) from reset state (`p1_state_sts=Reset`) and Management transport was negotiated, the Management Port Gateway starts the Initialization phase. In a multi-stack implementation where management transport is present on both stacks, the D2D adapter flit negotiation, and protocol negotiation across both stacks must have completed (as indicated by the `dm_param_exchange_done` signal) before the Management Port Gateway starts its initialization sequence.

The initialization flow follows the similar sequence as sideband and some example flows are illustrated below. The credit exchange is not by way of an explicit message as in sideband, but rather by way of a dedicated DWORD, 'CRD', in management flits whose format is shown in [Figure 8-45](#) and further explained in [Chapter 3.0](#). Management Port Gateway Capabilities and Init Done Message formats for the mainband can be seen in [Section 8.2.2.2.2](#). Note that during initialization, the transmitter can return valid credits in the same Management Flit that carries the Init Done message. All protocol layer bytes in the management flit (minus the CRD and Rsvd bytes) carrying the 'Init Done' MPM are driven with NOPs after the 'Init Done' MPM.

In [Figure 8-38](#), [Figure 8-39](#), and [Figure 8-40](#), the labeling


```
Mgmt_Flit {<MPM>, CRD[<credits returned>]}
```

refers to a Management Flit that carries the specified MPM along with credit returns for the indicated credit types. For example:


```
Mgmt_Flit {Init Done, CRD[RxQ-ID=0: VC0-Request, VC0-Response]}
```

indicates a Management Flit that carries the Init Done message along with credit returns for the VC0 request and response credit types for RxQ-ID=0.


**Figure 8-38. Mainband Management Transport Initialization Phase Example with RxQ-ID=0 and One VC (VC0)**



**Figure 8-39. Mainband Management Transport Initialization Phase Example with RxQ-ID=0, 1 and One VC (VC0)**



**Figure 8-40. Mainband Management Transport Initialization Phase Example with RxQ-ID=0 and Two VCs (VC0, VC1)**



### 8.2.3.2.3 Other Mainband Management Transport Path Rules

The following rules relate to Management Port Gateways and mainband Management Transport:

- During runtime, if the FDI status on any stack that has management traffic negotiated moves to a Link Status=down state, the Management Port Gateway behaves the same as in the 'Init Done' timeout scenario (see [Section 8.2.4.4](#)) across both stacks, if more than one stack had management transport negotiated.
- Arbitration between Management Flits and regular Protocol Layer Flits is implementation-specific.
- When management Software writes 1 to the 'Retrain link' bit in the Management Port Structure register that corresponds to the mainband link, the mainband is retrained, similar to when SW writes 1 to the 'Start UCIe Link Training' bit in the UCIe Link Control register in the UCIe link DVSEC. Note that this retraining of the mainband does not affect the management path on the sideband (if that path had been negotiated), if the path was already set up and active.

## 8.2.4 Common Rules for Management Transport over Sideband and Mainband

### 8.2.4.1 Management Packet Flow Control

The rules for management transport flow control are as follows:

- Forward progress and Flow Control are managed by the Management Port Gateways.
- Flow control credits are independent for sideband and mainband paths, if both are implemented in a given UCIe port.
- Encapsulated MTPs are credited, and the credits cover both the header and payload portions of the encapsulated MTP.
- Management Port Gateway Capability message, Credit return messages, Init Done messages, and PM-related messages must sink unconditionally at the destination.

- Although the number of VCs supported in both directions is the same, TC-to-VC mapping can be different in each direction. See the Route Entry description in [Section 8.1.3.6.2.2](#) for how SW controls mapping of TC to VC.
- For each RxQ-ID in the Management Port Gateway:
  - Independent credit management is required for each resp type (Requests vs. Responses), and each supported VC.
  - Credits are in QWORD (64-bit) granularity (i.e., one credit corresponds to one QWORD of storage space at the receiver buffer).
  - Minimum three credits are required for each credit type when nonzero credits are advertised.
  - Header and Data portions of an Encapsulated Management Transport packet and Vendor-defined Management Port Gateway Messages use the same type of credit.
  - Receiver implements separate buffers for Requests and Responses per supported VC and advertises the corresponding credits to the remote Management Port Gateway during initialization. Credits are returned when space is freed up in the receiver buffers.
  - Up to eight VCs are permitted — different VC counts are permitted on sideband vs. mainband.
    - Support for VC0 is mandatory for all implementations.
    - For every VC supported, it is mandatory to initialize credits for Request types and Response types.
    - Credits advertised for a VC:Resp credit type during the initialization phase can be either 0 across all RxQ-IDs or nonzero across all RxQ-IDs.
    - If a VC is initialized, credits for that VC must be advertised on all enabled RxQ-IDs and Resp types. For example, it is NOT permitted to have a configuration where VC1 is supported on RxQ-ID 0 but not on RxQ-ID 1. However, it is not required to advertise the same number of credits on all enabled Paths. This rule is important to simplify Transmitter/Receiver implementations at Management Port Gateways for interleaving MTPs across multiple Links while maintaining ordering across them (see 1.4.3 for concept of interleaving).
  - During management transport initialization and before the Init Done message is received, if multiple credit returns are received for the same VC:Resp credit type, the value from the latest credit return overwrites the previous value.
- Number of RxQs (in the partner chiplet's Management Port Gateway) to which a Management Port Gateway can transmit management messages is always same as the number of RxQs to which the MPG can receive these messages (from the partner chiplet's Management Port Gateway). For example, if two RxQs were negotiated, both send and receive of management traffic must be on two RxQs.
- If the initial credit advertised was infinite for a credit type, there cannot be any credits returned for that type at run time (i.e., after the Init Done message has been sent), with one exception for the "VC0 request infinite credit" scenario for which a runtime credit return of 0 is permitted.
- Credits advertised during the initialization phase are the maximum number of credits that can be outstanding at the transmitter at any point during runtime.
- See [Section 8.2.4.3](#) for the rules for maintaining ordering when interleaving MTPs/MTP Segments across different RxQ-IDs.
- Chiplets can optionally check for the following error conditions during management path initialization flow, and abort the flow when these conditions are detected:
  - Receiving credit returns for more RxQ-IDs than what was negotiated in the Negotiation Phase.

- Receiving credit returns for more VCs than what was implicitly negotiated by the Management Port Gateway Capabilities message.
- Not receiving credit returns or receiving incomplete credit returns for any of the negotiated RxQ-IDs prior to receiving the ‘Init Done’ message for the RxQ-ID.

#### **8.2.4.2 Segmentation**

The Management Port Gateway is permitted to break up (i.e., segment) one large MTP and send the individual segments across multiple RxQ-IDs (i.e., interleave; see [Figure 8-41](#) for an example). This is useful for cases in which the MTP message sizes are asymmetric. When segmenting:

- Management Port Gateway sets the s bit in the Encapsulated MTP message header within each individual segment except the last segment that completes the MTP transfer. If an MTP is not segmented, the s bit is 0. Segments with the s bit set to 1 must not also have the p bit set to 1.
- Transmitter must ensure that no other Encapsulated MTP OR no other credited MPM packet (e.g., Vendor-defined Management Port Gateway messages), from the same VC:Resp credit type is interleaved until the segmented management packet completes.

Note that segmentation is visible only from Management Port Gateway-to-Management Port Gateway and is not end-to-end on the UCIe Management Fabric.

See [Section 8.2.4.3](#) for the rules for reassembling the segments and maintaining ordering when interleaving Segments across different RxQ-IDs.

**Figure 8-41. Example Illustration of a Large MTP Transmitted over Multiple RxQ-IDs on Sideband with Segmentation<sup>a</sup>**

<b>Management Transport Packet (MTP)</b>		<b>1<sup>st</sup> Segment<sup>b</sup> — This goes on RxQ-ID=x</b>	
QWORD 0	MTP Header	QWORD 0	MPM Header (s = 1, length = 6h)
QWORD 1	MTP Data 0	QWORD 1	MTP Header
QWORD 2	MTP Data 1	QWORD 2	MTP Data 0
QWORD 3	MTP Data 2	QWORD 3	MTP Data 1
QWORD 4	MTP Data 3	QWORD 4	MTP Data 2
QWORD 5	MTP Data 4	QWORD 5	MTP Data 3
QWORD 6	MTP Data 5	QWORD 6	MTP Data 4
QWORD 7	MTP Data 6	QWORD 7	MTP Data 5
QWORD 8	MTP Data 7		
QWORD 9	MTP Data 8		
QWORD 10	MTP Data 9		
QWORD 11	MTP Data 10		
QWORD 12	MTP Data 11		
QWORD 13	MTP Data 12		
QWORD 14	MTP Data 13		
QWORD 15	MTP Data 14		

<b>2<sup>nd</sup> Segment<sup>b</sup> — This goes on RxQ-ID=MOD((x+1)/N)</b>	
QWORD 8	MPM Header (s = 1, length = 6h)
QWORD 9	MTP Data 6
QWORD 10	MTP Data 7
QWORD 11	MTP Data 8
QWORD 12	MTP Data 9
QWORD 13	MTP Data 10
QWORD 14	MTP Data 11
QWORD 15	MTP Data 12

<b>3<sup>rd</sup> Segment<sup>b</sup> — This goes on RxQ-ID=MOD((x+2)/N)</b>	
QWORD 0	MPM Header (s = 0, length = 1h)
QWORD 1	MTP Data 13
QWORD 2	MTP Data 14

a. N = Number of RxQ-IDs negotiated.

x = Start value of RxQ-ID for an MTP.

b. A segment is an Encapsulated MTP with its s bit set to 1.

### 8.2.4.3 Interleaving and Multi-module Sideband and Multi-stack Mainband Ordering

When multiple RxQ-IDs are negotiated, the Management Port Gateway must interleave different MTPs of a given VC:Resp credit type across the different RxQ-IDs. For example, when the transmitter does not support Segmentation (see Section 8.2.4.2), if there are two MTPs, Pkt 1 and Pkt 2, both on VC0 and of Resp=0 type and two RxQ-IDs were negotiated, these must be sent on two different RXQ-IDs. This is called interleaving. When the transmitter supports Segmentation, individual Segments are also interleaved. This section discusses transmitter and receiver rules when interleaving so that the original management packet ordering (see Section 8.1.3.1.1) is maintained when the MTPs eventually make it to the management network on the receiving partner chiplet. For the purposes of discussing these rules in this section, the nomenclature of RxQ-ID<sub>x</sub>:VC<sub>y</sub>:Resp<sub>z</sub> is used to refer to the credit buffer of RxQ-ID=x (x=0 to 3), VC<sub>y</sub> (y=0-7) and Resp<sub>z</sub> (z=0 for Request and 1 for Response) type.

#### 8.2.4.3.1 Transmitter Rules

- First Encapsulated MTP after Management path setup, of a given VC<sub>y</sub>:Resp<sub>z</sub> credit type is transmitted to the RxQ-ID0:VC<sub>y</sub>:Resp<sub>z</sub> credit buffers of the partner chiplet.


- When the MTP is not segmented, the MTP is fully transmitted to the associated credit buffers and this could take multiple Encapsulated MTPs. In that scenario, each Encapsulated MTP carries the same MPM header but with the length field adjusted for the data length in that message. cr\_ret\_\* fields are also refreshed in every Encapsulated MTP (on the sideband) and indicate 0 if there is no new credit to return. On the mainband path, credits can be refreshed every management flit.
- RxQ-ID is incremented by 1 for transmitting the next MTP of the same VCy:Respz credit type (i.e., the next MTP of VCy:Respz credit type is sent to RxQ-ID1:VCy:Respz credit buffers).
- When the MTP is segmented, a single Encapsulated MTP belonging to the MTP is transmitted to the associated buffers with the “s” bit set to 1. RxQ-ID is incremented by 1 (with wraparound as indicated later in this section) for transmitting each subsequent segment of the same MTP until the MTP is fully sent. After the MTP is fully sent, the RxQ-ID is incremented by 1 again (with wraparound as indicated later in this section) for transmitting the next MTP of the same VCy:Respz credit type.
- The above scheme is repeated independently for traffic within each VCy:Respz credit type. Transmission of packets on different VCy:Respz queues have no dependencies between them.
- RxQ-ID value wraps around after the maximum-negotiated RxQ-ID.
- Transmission to multiple RxQ-ID buffers can occur in parallel on sideband links or mainband stacks.

#### 8.2.4.3.2 Receiver Rules

- On the Rx side, after a Management path setup, the Management Port Gateway services a full MTP (or in the case of Segmentation, one Encapsulated MTP of a MTP) on RxQ-ID0:VCy:Respz queue for a given VCy:Respz credit type. Note that receiving a full MTP could take multiple Encapsulated MTPs.
  - Gateway then services the next MTP (or in case of Segmentation, the next Encapsulated MTP of the management packet) on the RxQ-ID1:VCy:Respz queue, and then on the RxQ-ID2:VCy:Respz queue (if supported), etc.
  - In case of segmentation, the receiver can look at the “s” bit being cleared to 0 (from being set to 1 in prior segments) to know the last segment of an MTP.
  - RxQ-ID value wraps around after the maximum-negotiated RxQ-ID.
- The above receiver scheme applies independently for each VCy:Respz credit type and there are no dependencies between them.
- Messages that do not consume credits must not be allocated into the credited Rx queues (credit returns, PM wake/ack/sleep messages) — and are unconditionally consumed by the Receiver.

Figure 8-42 illustrates the ordering mechanism for an example scenario with three RXQ-IDs, and y VCs (where y=0-7) on the sideband. For the purposes of this illustration — TC0 management port traffic is mapped to VC0 on the sideband management path. TCy management port traffic is mapped to VCy on the sideband management path. Note that in the figure, TC0 Req Pkt 1 and TC0 Resp Pkt 2 are segmented to two segments, to show the impact of segmentation on interleaving and ordering. Other MTPs are not segmented. Similar ordering applies for packets that are interleaved over multiple stacks on the mainband.

Vendor-defined Management Port Gateway messages also use the same credited buffers as MTPs. Transmitter and receiver interleaving rules for these messages are the same as discussed earlier for Encapsulated MTPs.

**Figure 8-42. Conceptual Illustration of Sideband Multi-module Ordering with Three RxQs**

#### 8.2.4.4 ‘Init Done’ Timeout Flow

During the Management Transport Initialization Phase, a 16-ms timeout (also referred to as ‘Init Done’ timeout) is applied for receiving an “Init Done” MPM from the start of initialization, across all available RxQ-IDs. If an ‘Init Done’ timeout occurs:

- Management Port Gateway cannot schedule any new MPMs across any RxQ-ID and the MPG silently discards any MPMs received, and resets all the RxQ-ID credit counters and pointers.
- Management Port Gateway indicates this status to management FW by way of the management port capability structure (see [Section 8.1.3.6.2.1](#)) and waits for SW to retrigger management path retraining.

### 8.2.5 Other Management Transport Details

#### 8.2.5.1 Sideband

##### 8.2.5.1.1 Management Port Gateway Flow Control over RD1

See [Section 7.1.3.1](#) for details.

##### 8.2.5.1.2 MPMs with Data Length Rules

When supporting MPMs with Data (see [Section 7.1.2.4](#)) over the sideband, to prevent these messages from occupying the sideband interface for extended periods of time (and thus blocking its usage for mainband link management packets), the following rules must be observed:

- An MPM with Data (e.g., Encapsulated MTP) can have a maximum length field value of seven QWORDS
- Receivers must not check for violation of this transmit rule.
- If the original MTP was larger than seven QWORDS, multiple Encapsulated MTPs are sent until the full MTP is transmitted. It is also permitted to send Encapsulated MTPs smaller than seven QWORDS even when the original MTP is larger than seven QWORDS. This can occur because of credit availability for transmitting the Encapsulated MTP.
- The above rules allow for the link to be arbitrated for any pending Link management packet OR any pending higher priority MEM packet of a different VC:Resp credit type (waiting behind an MPM with Data that is in transmission) with an upper bound on the delay to transmit them. An example of a higher-priority MPM packet that needs to be serviced in a time-bound fashion is a TC1 MTP (see [Section 8.1.3.1.1](#)).
- Segmentation, when performed, must follow the rules described above for each individual Segment of the MTP. See [Section 8.2.4.2](#) for description of segmentation.

[Figure 8-43](#) provides a pictorial representation of splitting a large MTP into multiple smaller Encapsulated MTPs (based on the length rules stated above) and how the Encapsulated MTPs are sent on the sideband link. If the MTP is also segmented, then each Encapsulated MTP is sent on a different RxQ-ID. See [Section 8.2.4.2](#) and [Section 8.2.4.3](#).

See [Section 4.8](#) for how the PHY arbitrates between MPMs and Link Management packets.

**Figure 8-43. Example Illustration of a Large MTP Split into Multiple Smaller Encapsulated-MTPs for Transport over Sideband, without Segmentation<sup>a</sup>**

<b>Management Transport Packet (MTP)</b>		<b>SB Encapsulated MTP 0 — This goes on RxQ-ID=x</b>	
QWORD 0	MTP Header	QWORD 0	MPM Header (s = 1, length = 6h)
QWORD 1	MTP Data 0	QWORD 1	MTP Header
QWORD 2	MTP Data 1	QWORD 2	MTP Data 0
QWORD 3	MTP Data 2	QWORD 3	MTP Data 1
QWORD 4	MTP Data 3	QWORD 4	MTP Data 2
QWORD 5	MTP Data 4	QWORD 5	MTP Data 3
QWORD 6	MTP Data 5	QWORD 6	MTP Data 4
QWORD 7	MTP Data 6	QWORD 7	MTP Data 5
QWORD 8	MTP Data 7		
QWORD 9	MTP Data 8		
QWORD 10	MTP Data 9		
QWORD 11	MTP Data 10		
QWORD 12	MTP Data 11		
QWORD 13	MTP Data 12		
QWORD 14	MTP Data 13		
QWORD 15	MTP Data 14		

<b>SB Encapsulated MTP 1 — This goes on RxQ-ID=x</b>			
QWORD 8	MPM Header (s = 1, length = 6h)		
QWORD 9	MTP Data 6		
QWORD 10	MTP Data 7		
QWORD 11	MTP Data 8		
QWORD 12	MTP Data 9		
QWORD 13	MTP Data 10		
QWORD 14	MTP Data 11		
QWORD 15	MTP Data 12		

<b>SB Encapsulated MTP 2 — This goes on RxQ-ID=x</b>			
QWORD 0	MPM Header (s = 0, length = 1h)		
QWORD 1	MTP Data 13		
QWORD 2	MTP Data 14		

a. N = Number of RxQ-IDs negotiated.  
x = Start value of RxQ-ID for an MTP.

### 8.2.5.1.3 Sideband Runtime Management Transport Path Monitoring — Heartbeat Mechanism

After the management transport path Initialization Phase completes, receiver starts an 8-ms ‘Heartbeat’ timer that restarts whenever an MPM (i.e., opcode 10111b or 11000b) is received. Implementations are permitted to implement this timer as a global timer across all RxQ-IDs or as a timer per RxQ-ID. If the timer times out, the Management Port Gateway de-asserts the `mp_mgmt_up` signal which in turn clears the SB\_MGMT\_UP flag in the PHY and de-asserts the `mp_mgmt_port_gateway_ready` signal. After a Heartbeat timeout, Management Port Gateway functions similar to what occurs during a ‘Init Done timeout’ (see [Section 8.2.4.4](#) for details). The Heartbeat timer stops after L1/L2 entry negotiation on the sideband path successfully completes, and restarts when L1/L2 exit negotiation starts. See [Section 8.2.5.1.4](#) for details of Management path PM entry/exit flows.

After the ‘Init Done’ message is been transmitted on an RxQ-ID path during the initialization Phase, the Management Port Gateway (MPG) must guarantee an MPM transmission of no more than 4 ms apart on the RxQ-ID path. If there are no scheduled messages to send on an RxQ-ID path, the MPG must send a credit return message (unless there was a Heartbeat timeout on the receiver side as stated in the previous paragraph) with VC value set to VC0, Resp value set to 0 and cr\_ret value set

to 0h. Note that the latter applies even if the MPG takes longer than 8 ms to exit L1/L2 before the MPG sends the associated PM exit message.

If a control parity error is detected on any received MPM, the Management Port Gateway invokes the ‘Heartbeat timeout’ flow.

#### **8.2.5.1.4 Sideband Management Path Power Management Rules**

On the sideband interface, it is expected that there is higher-level firmware/software managing the deeper power states of Management Port Gateways on both sides. The sleep and wake req/ack/nak messages (see [Figure 7-12](#)) are provided to negotiate shutdown/wake of the management transport path for deep power states in which the Management Port Gateway logic can be clock gated or powered down (as coordinated by the higher-level firmware). It is especially useful for a low-power chiplet and/or SiP states flows to take advantage of these handshakes and coordinate entry and wake up of the Management Transport Path. These messages and negotiation must occur independently for each RxQ-ID path, and each direction. While not in a PM state, the Management Port Gateway must keep the `mp_wake_req` signal asserted and this informs the Physical Layer adapter to keep the logic up and running.

##### **8.2.5.1.4.1 Sideband PM Entry Rules**

- Management Port Gateway Transmitter that initiates the PM entry ensures that no other packets will be transmitted (other than credit returns and PM messages) on any of the enabled RxQ-ID paths.
- Following the above, the Transmitter sends a “Sleep req” message on each of the RxQ-ID paths. After a “Sleep req” message is sent on an RxQ-ID path, only credit return messages can be transmitted on the path until a “Sleep ack” message is received on the path or a Sleep ack timeout occurs (see last bullet in this section below). If the former scenario, additional message transmissions are not permitted until the subsequent PM exit. In the latter scenario, message transmission can resume soon after the timeout.
- After receiving a “Sleep req” message, the receiving Management Port Gateway must ensure that the corresponding Rx buffer is empty, and that all pending credit returns have been sent to the remote Link partner. After these conditions are met, a “Sleep ack” message is scheduled.
- If a chiplet responded with a “Sleep ack” message, the chiplet must send a “Sleep req” message (if not already sent) within 16 ms of sending the “Sleep ack” and receive a response to complete the flow; otherwise, sleep entry is aborted.
- After a Management Port Gateway has sent and received a “Sleep Ack” message on all paths, the MPG is permitted to clock gate or power down, etc. The Management Port Gateway must de-assert the `mp_wake_req` signal before entering the clock gated or power down state.
- If Sleep Nak was sent or received, the sleep entry is aborted.
- Transmitter of a “Sleep req” message can wait for an implementation-dependent timeout to receive a “Sleep ack” before aborting the flow. In multi-module implementations, the “Sleep ack” message must be received across all negotiated RxQ-ID paths before the timeout.

##### **8.2.5.1.4.2 Sideband PM Exit Rules**

- Management Port Gateway Transmitter that initiates the exit performs the `mp_wake_req/ack` handshake with its Physical Layer and schedules the “Wake req” message on each RxQ-ID path.
- Partner chiplet’s Physical Layer that receives the “Wake req” message over the sideband wakes up its Management Port Gateway by performing the `pm_clk_req/ack` handshake before transmitting the “Wake req” message in response.

- After the partner chiplet's Management Port Gateway receives the "Wake Req" message, that Management Port Gateway must respond with a "Wake ack" message when the MPG is ready to receive credited packets into its Rx buffer. Moreover, the Management Port Gateway must initiate its own "Wake req" message to the remote Link partner if the MPG has not already done so.
- After a "Wake ack" message is sent and received on all negotiated RxQ-IDs, the PM exit flow is complete and regular packet transfer can begin as soon as the last "Wake ack" message is transmitted.

### 8.2.5.1.5 Management Port Gateway Mux Arbitration

There is no prescribed arbitration mechanism for the Management Port Gateway mux on the Sideband. Additionally, the size of Management Port Gateway Flow control buffers over RDI (see [Section 8.2.5.1.1](#)) is not specified for Management Port Gateway-initiated traffic. Implementations should take care to ensure that the PHY arbitration rules specified in [Section 4.8](#) are not violated.

## 8.2.5.2 Mainband

### 8.2.5.2.1 NOP Message

The Management Port Gateway inserts NOP messages whose format is shown in [Figure 8-44](#), in all QWORD locations in a Management flit in which there is no MPM to send. NOP messages can start only at MPM boundaries within a flit.

**Figure 8-44. Management Flit NOP Message on Mainband**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0000_0000h																															
0000_0000h																															

### 8.2.5.2.2 Credit Return DWORD Format

**Figure 8-45. Management Transport Credit Return DWORD (CRD) Format on Mainband**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cr_ret_resp_a	cr_ret_vc_a	cr_ret_a										rsvd	cr_ret_resp_b	cr_ret_vc_b	cr_ret_b										rsvd	rxqid					

See [Section 3.3.3](#) and [Section 3.3.4](#) for details on where this DWORD is sent in a Management Flit for various Flit formats.

The following rules apply:

- rxqid field in the DWORD applies to both credit returns a and b shown in [Figure 8-45](#)
- During VC initialization, on the Management Flit that carries the Management Port Gateway Capability message, all credit return fields must be set to 0
- If there is no credit to return in credit return slots a or b (as shown in [Figure 8-45](#)), a value of 0 is used for all associated credit return fields
- If credit returns a and b carry the same vc:resp fields, then the total credit returned for that rxqid:vc:resp credit type is the sum of cr\_ret\_a and cr\_ret\_b

### 8.2.5.2.3 Management Flit Formats


On the mainband, MPMs are supported only over Flit *Format 3* through *Format 6*.

See [Section 3.3.3](#) and [Section 3.3.4](#) for a D2D view of the Management Protocol mapping over Flit *Format 3* through *Format 6*. If Flit *Format 1* and *Format 2* are negotiated, the Management Protocol on that stack is disabled (if supported). Management flits have bits [7:6] of Byte 1 set to 10b. See [Section 8.2.2.2](#) for packet format of MPMs over the mainband. Mapping of these MPMs over Flit *Format 3* through *Format 6* is as follows:


- MPM header and each QWORD of MPM payload (when applicable) can be placed only at specified byte locations in the Management flit, and can start at the 1st byte in the Management flit in which “all bits are populated by protocol layer” (see [Figure 2-1](#) for reference), and at subsequent 8B increments within the flit. While incrementing, only bytes in which “all bits are populated by the Protocol Layer” are considered, excluding CRD byte locations and bytes marked as rsvd for Protocol Layer (e.g., Flit *Format 3*, Bytes 40 through 43). This is pictorially shown in [Figure 8-46](#).

**Figure 8-46.** Valid MPM Header Start Locations for Various Flit Formats<sup>a</sup> <sup>b</sup>


### **Format 3**




## **Format 4**



Format 5



Format 6



- a. Yellow cells indicate a Valid Management Port Message (MPM) header or Payload QWORD start location. For the other colors, see [Figure 2-1](#) for color mapping.
  - b. B = Byte, C = CRC, CRD = Credit Return DWORD, FH = Flit Header, Rsvd = Reserved. All are numbered, as appropriate, except for Rsvd.

Starting at a valid MPM header byte location (as discussed above), Byte 0 of the first DWORD of the MPM header is sent at that byte, followed by Byte 1 of the first DWORD of the header at starting byte location+1 until Byte 3 of the 2nd DWORD of the header. This is followed by Byte 0 of the 1st DWORD of the MPM payload (if one exists), followed by Byte 1, Byte 2, Byte 3, etc., placed at incrementing byte locations. Non-CRD bytes, bytes that are not marked as reserved and those that are driven by the protocol layer are contiguously packed with MPM bytes after an MPM transmission starts and until the transmission ends. If an MPM cannot be fully transmitted within a Management Flit, the MPM continues in the subsequent Management Flit of the same stack. NOP message(s) (see [Section 8.2.5.2.1](#)) can be inserted between MPMs within a Management Flit. It is also valid to send a Management Flit with all NOP messages in the protocol layer-driven non-CRD bytes and non-reserved byte locations. CRD bytes in a Management Flit always carry the credit return information per the rules stated in [Section 8.2.5.2.2](#).

[Figure 8-47](#) and [Figure 8-48](#) show example mappings of three MPMs inside Flits of *Format 3* and *Format 5*, respectively. The 1st MPM is of an MPM with Data type with a payload size of 15 QWORDs. The 2nd MPM is also of an MPM with Data type with a payload size of 6 QWORDs. The 3rd MPM is an MPM with a payload of size of 1 QWORD. NOPs are inserted after the end of the 3rd MPM until the end of the flit.

**Figure 8-47. Example Mapping of MPMs and NOPs in Flit of Format 3<sup>a b</sup>**

MH D0B0	MP D28B0	MP D13B2	FH B0	0	MP D0B0	MH D0B0	MP D14B0	MH D0B0	MH D0B1	MP D14B1	MH D0B1	MH D0B1	1	
MH D0B1	MP D28B1	MP D13B3	FH B1	1	MP D0B1	MH D0B1	MP D14B1	MH D0B1	MH D0B2	MP D14B2	MH D0B2	MH D0B2	2	
MH D0B2	MP D28B2	MP D28B2	MH D0B0	2	MP D0B2	MH D0B2	MP D14B2	MH D0B2	MH D0B3	MP D14B3	MH D0B3	MH D0B3	3	
MH D0B3	MP D28B3	MP D28B3	MH D0B1	3	MP D0B3	MH D0B3	MP D14B3	MH D0B3	MH D1B0	MP D1B0	MH D1B0	MH D1B0	4	
MH D1B0	MP D29B0	MP D29B0	MH D0B2	4	MP D1B0	MH D1B0	MP D1B0	MH D1B0	MH D1B1	MP D1B1	MH D1B1	MH D1B1	5	
MH D1B1	MP D29B1	MP D29B1	MH D0B3	5	MP D1B1	MH D1B1	MP D1B1	MH D1B1	MH D1B2	MP D1B2	MH D1B2	MH D1B2	6	
MH D1B2	MP D29B2	MP D29B2	MH D1B0	6	MP D1B2	MH D1B2	MP D1B2	MH D1B2	MH D1B3	MP D1B3	MH D1B3	MH D1B3	7	
MH D1B3	MP D29B3	MP D29B3	MH D1B1	7	MP D1B3	MH D1B3	MP D1B3	MH D1B3	NOP	MP D0B0	MP D0B0	MP D0B0	8	
MH D1B4	MP D0B0	MP D0B0	MH D1B2	8	NOP	MP D0B1	NOP	MP D0B1	9					
MH D1B5	MP D0B1	MP D0B1	MH D1B3	9	NOP	MP D0B2	NOP	MP D0B2	10					
MH D1B6	MP D0B2	MP D0B2	MH D1B0	10	MP D0B2	MP D0B1	MP D0B1	MP D0B1	MP D0B3	11				
MH D1B7	MP D0B3	MP D0B3	MH D1B1	11	MP D0B3	MP D0B2	MP D0B2	MP D0B2	MP D1B0	12				
MH D1B8	MP D1B0	MP D1B0	MH D1B2	12	MP D1B0	MP D1B1	13							
MH D1B9	MP D1B1	MP D1B1	MH D1B3	13	MP D1B1	MP D1B2	MP D1B2	MP D1B2	MP D1B3	14				
MH D1B10	MP D1B2	MP D1B2	MH D1B0	14	MP D1B2	MP D1B1	MP D1B1	MP D1B1	MP D1B3	15				
MH D1B11	MP D1B3	MP D1B3	MH D1B1	15	MP D1B3	MP D1B2	MP D1B2	MP D1B2	MP D1B3	16				
MH D1B12	MP D1B4	MP D1B4	MH D1B2	16	MP D1B4	MP D1B3	MP D1B3	MP D1B3	MP D1B4	17				
MH D1B13	MP D1B5	MP D1B5	MH D1B3	17	MP D1B5	MP D1B4	MP D1B4	MP D1B4	MP D1B5	18				
MH D1B14	MP D1B6	MP D1B6	MH D1B0	19	MP D1B6	MP D1B5	MP D1B5	MP D1B5	MP D1B6	19				
MH D1B15	MP D1B7	MP D1B7	MH D1B1	20	MP D1B7	MP D1B6	MP D1B6	MP D1B6	MP D1B7	20				
MH D1B16	MP D1B8	MP D1B8	MH D1B2	21	MP D1B8	MP D1B7	MP D1B7	MP D1B7	MP D1B8	21				
MH D1B17	MP D1B9	MP D1B9	MH D1B3	22	MP D1B9	MP D1B8	MP D1B8	MP D1B8	MP D1B9	22				
MH D1B18	MP D1B10	MP D1B10	MH D1B0	23	MP D1B10	MP D1B9	MP D1B9	MP D1B9	MP D1B10	23				
MH D1B19	MP D1B11	MP D1B11	MH D1B1	24	MP D1B11	MP D1B10	MP D1B10	MP D1B10	MP D1B11	24				
MH D1B20	MP D1B12	MP D1B12	MH D1B2	25	MP D1B12	MP D1B11	MP D1B11	MP D1B11	MP D1B12	25				
MH D1B21	MP D1B13	MP D1B13	MH D1B3	26	MP D1B13	MP D1B12	MP D1B12	MP D1B12	MP D1B13	26				
MH D1B22	MP D1B14	MP D1B14	MH D1B0	27	MP D1B14	MP D1B13	MP D1B13	MP D1B13	MP D1B14	27				
MH D1B23	MP D1B15	MP D1B15	MH D1B1	28	MP D1B15	MP D1B14	MP D1B14	MP D1B14	MP D1B15	28				
MH D1B24	MP D1B16	MP D1B16	MH D1B2	29	MP D1B16	MP D1B15	MP D1B15	MP D1B15	MP D1B16	29				
MH D1B25	MP D1B17	MP D1B17	MH D1B3	30	MP D1B17	MP D1B16	MP D1B16	MP D1B16	MP D1B17	30				
MH D1B26	MP D1B18	MP D1B18	MH D1B0	31	MP D1B18	MP D1B17	MP D1B17	MP D1B17	MP D1B18	31				
MH D1B27	MP D1B19	MP D1B19	MH D1B1	32	MP D1B19	MP D1B18	MP D1B18	MP D1B18	MP D1B19	32				
MH D1B28	MP D1B20	MP D1B20	MH D1B2	33	MP D1B20	MP D1B19	MP D1B19	MP D1B19	MP D1B20	33				
MH D1B29	MP D1B21	MP D1B21	MH D1B3	34	MP D1B21	MP D1B20	MP D1B20	MP D1B20	MP D1B21	34				
MH D1B30	MP D1B22	MP D1B22	MH D1B0	35	MP D1B22	MP D1B21	MP D1B21	MP D1B21	MP D1B22	35				
MH D1B31	MP D1B23	MP D1B23	MH D1B1	36	MP D1B23	MP D1B22	MP D1B22	MP D1B22	MP D1B23	36				
MH D1B32	MP D1B24	MP D1B24	MH D1B2	37	MP D1B24	MP D1B23	MP D1B23	MP D1B23	MP D1B24	37				
MH D1B33	MP D1B25	MP D1B25	MH D1B3	38	MP D1B25	MP D1B24	MP D1B24	MP D1B24	MP D1B25	38				
MH D1B34	MP D1B26	MP D1B26	MH D1B0	39	MP D1B26	MP D1B25	MP D1B25	MP D1B25	MP D1B26	39				
MH D1B35	MP D1B27	MP D1B27	MH D1B1	40	MP D1B27	MP D1B26	MP D1B26	MP D1B26	MP D1B27	40				
MH D1B36	MP D1B28	MP D1B28	MH D1B2	41	MP D1B28	MP D1B27	MP D1B27	MP D1B27	MP D1B28	41				
MH D1B37	MP D1B29	MP D1B29	MH D1B3	42	MP D1B29	MP D1B28	MP D1B28	MP D1B28	MP D1B29	42				
MH D1B38	MP D1B30	MP D1B30	MH D1B0	43	MP D1B30	MP D1B29	MP D1B29	MP D1B29	MP D1B30	43				
MH D1B39	MP D1B31	MP D1B31	MH D1B1	44	MP D1B31	MP D1B30	MP D1B30	MP D1B30	MP D1B31	44				
MH D1B40	MP D1B32	MP D1B32	MH D1B2	45	MP D1B32	MP D1B31	MP D1B31	MP D1B31	MP D1B32	45				
MH D1B41	MP D1B33	MP D1B33	MH D1B3	46	MP D1B33	MP D1B32	MP D1B32	MP D1B32	MP D1B33	46				
MH D1B42	MP D1B34	MP D1B34	MH D1B0	47	MP D1B34	MP D1B33	MP D1B33	MP D1B33	MP D1B34	47				
MH D1B43	MP D1B35	MP D1B35	MH D1B1	48	MP D1B35	MP D1B34	MP D1B34	MP D1B34	MP D1B35	48				
MH D1B44	MP D1B36	MP D1B36	MH D1B2	49	MP D1B36	MP D1B35	MP D1B35	MP D1B35	MP D1B36	49				
MH D1B45	MP D1B37	MP D1B37	MH D1B3	50	MP D1B37	MP D1B36	MP D1B36	MP D1B36	MP D1B37	50				
MH D1B46	MP D1B38	MP D1B38	MH D1B0	51	MP D1B38	MP D1B37	MP D1B37	MP D1B37	MP D1B38	51				
MH D1B47	MP D1B39	MP D1B39	MH D1B1	52	MP D1B39	MP D1B38	MP D1B38	MP D1B38	MP D1B39	52				
MH D1B48	MP D1B40	MP D1B40	MH D1B2	53	MP D1B40	MP D1B39	MP D1B39	MP D1B39	MP D1B40	53				
MH D1B49	MP D1B41	MP D1B41	MH D1B3	54	MP D1B41	MP D1B40	MP D1B40	MP D1B40	MP D1B41	54				
MH D1B50	MP D1B42	MP D1B42	MH D1B0	55	MP D1B42	MP D1B41	MP D1B41	MP D1B41	MP D1B42	55				
MH D1B51	MP D1B43	MP D1B43	MH D1B1	56	MP D1B43	MP D1B42	MP D1B42	MP D1B42	MP D1B43	56				
MH D1B52	MP D1B44	MP D1B44	MH D1B2	57	MP D1B44	MP D1B43	MP D1B43	MP D1B43	MP D1B44	57				
MH D1B53	MP D1B45	MP D1B45	MH D1B3	58	MP D1B45	MP D1B44	MP D1B44	MP D1B44	MP D1B45	58				
MH D1B54	MP D1B46	MP D1B46	MH D1B0	59	MP D1B46	MP D1B45	MP D1B45	MP D1B45	MP D1B46	59				
MH D1B55	MP D1B47	MP D1B47	MH D1B1	60	MP D1B47	MP D1B46	MP D1B46	MP D1B46	MP D1B47	60				
MH D1B56	MP D1B48	MP D1B48	MH D1B2	61	MP D1B48	MP D1B47	MP D1B47	MP D1B47	MP D1B48	61				
MH D1B57	MP D1B49	MP D1B49	MH D1B3	62	MP D1B49	MP D1B48	MP D1B48	MP D1B48	MP D1B49	62				
MH D1B58	MP D1B50	MP D1B50	MH D1B0	63	MP D1B50	MP D1B49	MP D1B49	MP D1B49	MP D1B50	63				
MH D1B59	MP D1B51	MP D1B51	MH D1B1	64	MP D1B51	MP D1B50	MP D1B50	MP D1B50	MP D1B51	64				

- a. See [Figure 2-1](#) for color mapping.
- b. B = Byte, C = CRC, CRD = Credit Return DWORD, D = DWORD, FH = Flit Header, MH = MPM Header, MP = MPM Payload, NOP = No Operation.

[Figure 8-49](#) shows an example mapping of four MPMs inside a Format 3 flit. The 3rd MPM rolls over into the 2nd flit. The 1st MPM in this example is of an MPM with Data type with a payload size of 15 QWORDs. The 2nd MPM is also of an MPM with Data type with a payload size of 6 QWORDs. The 3rd MPM is an MPM with payload size of 6 QWORDs, where the 6th QWORD is sent in the 2nd Flit. The 4th MPM in this example is a 1-QWORD Vendor-defined Management Port Gateway message without data. The remainder of the 2nd flit is all NOPs.

**Figure 8-49.** Example MPM Mapping to Management Flit for Format 3 with MPM Rollover to Next Flit<sup>a</sup> <sup>b</sup>

- a. See Figure 2-1 for color mapping.
  - b. B = Byte, C = CRC, CRD = Credit Return DWORD, D = DWORD, FH = Flit Header, MH = MPM Header, MP = MPM Payload, NOP = No Operation, Rsvd = Reserved.

#### **8.2.5.2.4 L1/L2 Link States and Management Transport**

See Section 3.6 for details.

### **8.2.5.2.5 Link Reset/Link Disable and Management Transport**

For Management Transport on the mainband that has a Management Port Gateway mux, it should be noted that if the associated protocol stack resets or disables the link, the Management Transport path is also reset/disabled. If this is not desired, it is recommended that protocol stacks in such configurations have a way to disable sending link reset and link disable requests on the FDI so that the Management Transport path is not affected.

## 8.2.6 Retimers and Management Transport

On the sideband, retimers can support management transport if the retimers need to be part of the UCIe management network. This support is optional. If supporting management transport, the retimers must abide by all the requirements stated earlier in this chapter for a generic chiplet implementation. When retimers are part of the management network, the retimers can be fully managed and be able to forward management packets between their UCIe interface and the retimed interface.

On the mainband, retimers can optionally support management transport.

# 8.3 UCIe Debug and Test Architecture (UDA)


## 8.3.1 Overview

UCIe Debug and Test (DFx) Architecture (UDA) provides a standardized test and debug infrastructure for UCIe-based chiplets and SiPs to enable standard test and debug methods in a UCIe-based open chiplet ecosystem.

UDA is architected on top of UCIe Manageability Infrastructure and uses the architectural elements of that infrastructure for Chiplet-level and SiP-level testing and debug (see [Section 8.1](#) for details of UCIe Manageability Architecture). UDA requires functional UCIe links (Sideband and/or Mainband) and a functional management network for test and debug purposes. Debug and bring-up of UCIe links and elements that comprise the UDA (see [Section 8.3.1.1](#) through [Section 8.3.1.4](#)) can be performed by any sideband interface of choice (e.g., JTAG, GPIO, Sideband-only UCIe, etc.) of the chiplet vendor, and are beyond the scope of this specification.

Within each chiplet, UDA is architected in a Hub-Spoke model. In this model, DFx Management Hub (DMH) is the Management Element that implements the Debug and Test Protocol(s). UDA allows for SW/FW to discover debug capabilities present in a chiplet, and provides for global security control/status for test/debug functionality present in the chiplet. Chiplet test/debug functionality is implemented in DFx Management Spoke (DMS). Some examples of test/debug functionality are Scan controller, Memory BIST, SoC fabric debug, Core debug, trace protocol engine, etc.

In [Figure 8-50](#), there is one DMH with a Management Network ID of 1040h and 4 DMSs connected to it with DMS-IDs (also referred to as Spoke-IDs) from 1 to 4. Management Network ID is used to route DFx and other relevant manageability packets to DMH in the manageability fabric. See [Section 8.1.3.2](#) for how to interpret this ID. DMS-ID is used to route ID-routed Test and Debug packets to the correct Spoke within DMH.

**Figure 8-50. UDA Overview in Each Chiplet – Illustration**

### 8.3.1.1 DFx Management Hub (DMH)

Key points about DMH:

- DMH implements a set of registers that allow Management Firmware to:
  - Enumerate test/debug capabilities within the chiplet
  - Globally access control to/from debug functionality of DMS
  - Reliably report status of test/debug functionality usage within the chiplet
- DMH provides appropriate routing of Manageability packets that target various Spokes under it
- There can be multiple DMHs within a chiplet
- DMH can coexist with other protocol entities under the same Management Network ID
- DMH registers are accessed by the UMAP protocol (see [Section 8.1.4](#) for details)

### 8.3.1.2 DFx Management Spoke (DMS)

Key points about DMS:

- Spokes provide the required test/debug functionality in a chiplet.
  - Some examples of test/debug functionality that can be implemented in a Spoke are MEMBIST, Scan controller, Core debug, SoC internal debug/test, PCIe link debug, UCIE link debug, Trace protocol, etc.
  - Spoke definition is left to the chiplet vendor to decide based on the chiplet's test/debug requirements.
- Spokes support the UMAP protocol and are discovered by SW as discussed in [Section 8.3.5](#).

- Spokes can optionally support Vendor-defined Test and Debug messages, and these messages are routed to the destination Spoke within a DMH using a DMS-ID.
- Valid DMS-IDs for Spokes are from 1 to 254. A value of 0h is assigned for DMH. A value of FFh is reserved.
- DMS-ID is unique within a given DMH.
- DMH provides a pointer to the first DMS in a linked list of DMSs present within the DMH.
- Each Spoke identifies itself as one of these types (see [Section 8.3.5.3.2.8](#) for more details):
  - UCIE.Physical\_Layer
  - UCIE.Adapter
  - UCIE.Adapter\_Physical\_Layer
  - Vendor-defined
- Each Spoke implements a simple standard register set that helps to uniquely enumerate each Spoke and to allow custom SW to be loaded to interact with the Spoke.
  - All Spokes minimally support DWORD Register Rd/Wr accesses. Support for sizes beyond that are optional.
- Vendor-defined sections of the register space can be used for a vendor to implement any Spoke functionality such as triggering BIST, reading internal debug registers, array dump, etc.

### **8.3.1.3 Supported Protocols**

#### **8.3.1.3.1 UCIE Memory Access Protocol (UMAP)**

Used to access registers in DMH/DMS. See [Section 8.1.4](#) for details of this protocol.


#### **8.3.1.3.2 Vendor-defined Test and Debug Protocol**

Used for test as discussed in [Section 8.3.2](#) and [Section 8.3.3](#) and for any other vendor-defined functionality. Format of DWORDS 2 to M of Vendor-defined Test and Debug UCIE DFx Messages (or Vendor-defined UDM, for short) is shown below. DWORDs 0 to 1 of these messages follow the standard format of Management Transport packet described in [Section 8.1.3](#), with the Management Protocol field set to 'Test and Debug Protocol'. Packet Integrity Protection DWORDs (that appear after DWORD M) are as defined in [Section 8.1](#).

- These messages are routed to the correct Spoke within a DMH, using the Destination DMS-ID field in Byte 8 of the message.
- UCIE Vendor-ID field is the UCIE Consortium-assigned Vendor ID for the Spoke's IP Vendor

In [Figure 8-51](#), UCIe Vendor ID[15:8] is sent on Byte 0[7:0] of DWORD 3, and UCIe Vendor ID[7:0] is sent on Byte 1[7:0] of DWORD 3.

**Figure 8-51. Vendor-defined Test and Debug UDM**



#### IMPLEMENTATION NOTE

A Spoke's support for Vendor-defined UDM is negotiated/discovered using vendor-defined mechanisms. The Spoke Vendor ID and Spoke Device ID can be used to determine a specific Spoke implementation from a specific Vendor. Vendor-defined registers in the Spoke can be used to negotiate/discover the Vendor-defined Payload format of Vendor-defined UDM.

### 8.3.1.4 UDM and UCIe Memory Access Protocol Message Encapsulation over UCIe

See [Section 8.2](#) for details of how manageability messages (of which UCIe Memory Access Protocol and UDM are two subtypes) are negotiated, encapsulated, and transported over the UCIe sideband and Main band.

### 8.3.1.5 UCIe Test Port Options and Other Considerations

See [Chapter 5.0](#) for different port options for testing.

#### 8.3.1.5.1 Determinism Considerations

Testing with low-cost ATE typically requires cycle-accurate determinism. When using UCIe as a test port, how the determinism is achieved end-to-end is implementation-specific and beyond the scope of this specification.


### 8.3.1.6 DFx Security

See [Section 8.1.3.5](#) for details.

### 8.3.2 Sort/Pre-bond Chiplet Testing with UDA

This section covers an overview of chiplet-level testing at Sort/Pre-bond using UCIe as the test port. Support for this testing scheme is optional. [Figure 8-52](#) captures this scenario.

**Figure 8-52. UCIe-based Chiplet Testing/Debugging at Sort**



- UCIe sideband and/or mainband can be used for this testing if they have a bump pitch of 100 um to 130 um.
- For sending/receiving scan test patterns, Vendor-defined UDMs (see [Figure 8-51](#)) are used over UCIe Sideband or mainband. These messages can target the appropriate Spoke (using the DMS-ID field) in the design that implements the scan functionality.
- For general-purpose testing/debugging using register reads and writes, UCIe UMAP messages can be used (e.g., for triggering in-build self-test mechanisms in a chiplet, a UCIe register read/write mechanism can be used to trigger a test and then read the test results).


In [Figure 8-52](#), a UCIe Management port embedded in the UCIe controller provides access from the tester to the chiplet's manageability/test/debug fabric. The access control mechanism for ATE to acquire access to the UCIe Management network is implementation-specific.

While the ATE interfaces covered above are UCIe sideband and mainband, other interfaces such as JTAG, GPIO, and PCIe are also possible. Vendors can implement a bridge from these interfaces, with appropriate security control, to the UCIe Management network.

### 8.3.3 SiP-level Chiplet Testing with UDA

This section covers chiplet-level testing in a package that uses UCIe. Figure 8-53 provides an overview of this. Support for this testing scheme is optional.

**Figure 8-53. UCIe-based Testing of Chiplets in an SiP**




- There is at least one test/debug port pinned out in the package for SiP-level testing/debugging.
  - The port could be any of JTAG, GPIO, PCIe, USB, SMBus, and/or I<sub>2</sub>(3)C.
- More than one package port can be used for speeding up package-level test/debug.
- Vendors can implement bridges, with appropriate security control, from these interfaces to the UCIe Management network.
  - On the UCIe Management network, bridged packets follow the UCIe Management Transport Packet format.
- Accesses from package ports are forwarded over UCIe sideband or mainband if they target other chiplets. See [Section 8.1.3.2](#) for details of how the target chiplet of a Manageability packet is determined.
- See [Section 8.2.1](#) for details of how UDMs are encapsulated on the UCIe sideband and mainband.
- Similar to sort testing,
  - For sending/receiving scan test patterns, Vendor-defined UCIe DFx Messages (UDM) are used over UCIe. These messages can target the appropriate Spoke in the design that implements the scan control functionality.
  - For general-purpose testing/debugging using register reads and writes, UMAP messages can be used, as defined in [Section 8.1.4](#).

### 8.3.4 System Debug with UDA

For system-level debug, various interfaces can be used for Controllability/Observability. In Figure 8-54, an I3C interface running a debug protocol is the connection between the debugger and the DFx hooks on each chiplet. A x16 PCIe interface is used to send debug data to a logic analyzer. PCIe debug VDM packets can be used to carry debug information on this interface. Similarly, a remote debugger could access debug data over USB using an appropriate protocol. Note that per the UCIe Management Network Architecture requirements, a management bridge is required at the USB interface in Chiplet 5, or I3C interface in Chiplet 0, or x16 PCIe interface in Chiplet 2.

**Figure 8-54. UCIe-based System Testing/Debug**



### 8.3.5 DMH/DMS Registers


#### 8.3.5.1 DMH/DMS Register Address Space and Access Mechanism

DMH and DMS registers are located within the memory space of the Management Element in which they reside. UMAP is used to access these registers. DMH and DMSs all share the same memory address space of the associated management element, and they each occupy specific address ranges within the address space. DMH and DMSs are discovered using a linked list with pointers in DMH and DMS register space, respectively. In Figure 8-55, DMH has two Spokes connected to it. The pointer in DMH points to the first DMS which then points to the next DMS. The pointer in the second DMS indicates the end of Spokes in the DMH with a value of all 0s in its Next pointer.

All spec-defined registers in DMH and DMS are accessed in DWORD size only.

The DMH base address in [Figure 8-55](#) is from the Capability Directory of Management Element that hosts a DMH (see [Section 8.1.3.6.1](#) for details).

**Figure 8-55. DMH/DMS Address Mapping**



### 8.3.5.2 DMH Registers

DMH registers are defined in the DMH Capability shown in [Figure 8-56](#). DBG\_STS falls within the “Chiplet Status” Asset Class. All other spec-defined registers fall within the “Chiplet Configuration” asset class.

**Figure 8-56. DMH Capability Register Map**

31	29	16	15	8	7	0	
Rsvd	Capability ID		Reserved		Ver	0B	
	DBG_CAP						
	DBG_CTL						
	DBG_STS						
	DMH_Length_Low						
	DMH_Length_High						
	DMH_Ext_Cap_Low						
	DMH_Ext_Cap_High						
	DMS_Start_Low						
	DMS_Start_High						
	Reserved					40B	
						•	
						•	
						•	
						128B	
						•	
						•	
						•	
						N	
	Vendor-defined						

**8.3.5.2.1 Ver (Offset 00h)****Table 8-32. Version**

Bit	Attribute	Description
7:0	RO	<b>Version</b> Set to 00h.

**8.3.5.2.2 Capability ID (Offset 02h)****Table 8-33. Capability ID, Ver**

Bit	Attribute	Description
13:0	RO	<b>Capability ID</b> Set to 2h to indicate DMH.

### 8.3.5.2.3 DBG\_CAP — Debug Capabilities (Offset 04h)

**Table 8-34.** Debug Capability

Bit	Attribute	Description
3:0	RO	<b>Version</b> Set to 0h.
31:4	RsvdP	<b>Reserved</b>

### 8.3.5.2.4 DBG\_CTL — Debug Control (Offset 08h)

**Table 8-35.** Debug Control

Bit	Attribute	Description
0	RWL	<b>Disable Accesses to/from DMS</b> 1: Disables UMAP and Test/Debug Vendor-defined UDM accesses to/from DMSs connected to the DMH from/to the PCIe Management network. 0: Enables accesses to DMSs connected to the DMH. Default is 1b. This bit is locked for writes if bit 1 in this register is set to 1.
1	RO	<b>Lock 'Disable Accesses to DMS'</b> Default value is 0. After SW writes 1 to this bit, this bit cannot be modified further until the next Management Reset.
31:2	RsvdP	<b>Reserved</b>

### 8.3.5.2.5 DBG\_STS — Debug Status (Offset Ah)

**Table 8-36.** Debug Status

Bit	Attribute	Description
0	RO	<b>DMS Accessed</b> At least one DMS was accessed from the management network since the last Management Reset. This bit is cleared on each Management Reset.
31:1	RsvdP	<b>Reserved</b>

### 8.3.5.2.6 DMH\_Length\_Low — DMH Register Space Length Low (Offset 10h)

**Table 8-37.** DMH\_Length\_Low

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the length of the DMH register space in multiples of 4K. Bits [11:0] in this register are reserved to ensure 4k multiples of length. A value of 1000h for {DMH_Length_High :: DMH_Length_Low} indicates a length of 4K. A value 2000h indicates a length of 8K, etc.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.2.7 DMH\_Length\_High — DMH Register Space Length High (Offset 14h)

**Table 8-38.** DMH\_Length\_High

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the length of the DMH register space in multiples of 4K. A value of 1000h for {DMH_Length_High :: DMH_Length_Low} indicates a length of 4K. A value 2000h indicates a length of 8K, etc.

### 8.3.5.2.8 DMH\_Ext\_Cap\_Low — DMH Extended Capability Pointer Low (Offset 18h)

**Table 8-39.** DMH Extended Capability Pointer Low

Bit	Attribute	Description
31:2	RO	Lower 30 bits of the DWORD-aligned offset from the DMH starting address, where any extended capabilities start, when present in the DMH. Set to all 0s for this revision of the spec.
1:0	RsvdP	<b>Reserved</b>

### 8.3.5.2.9 DMH\_Ext\_Cap\_High — DMH Extended Capability Pointer High (Offset 1Ch)

**Table 8-40.** DMH Extended Capability Pointer High

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the DWORD-aligned offset from the DMH starting address, where any extended capabilities start, when present in the DMH. Set to all 0s for this revision of the spec.

### 8.3.5.2.10 DMS\_Start\_Low — DMS Starting Address Low (Offset 20h)

**Table 8-41.** DMS\_Start\_Low

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the first DMS connected to the DMH.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.2.11 DMS\_Start\_High — DMS Starting Address High (Offset 24h)

**Table 8-42.** DMS\_Start\_High

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the first DMS connected to the DMH.

## 8.3.5.3 DMS Registers

Architected DMS registers are detailed in this section. The UCIe Consortium-assigned Vendor ID at Offset 00h of the DMS register map uniquely identifies each UCIe Vendor. A value of 0h for the Vendor ID indicates that the Spoke is an “empty” Spoke and the register map for such a Spoke is shown in [Figure 8-57](#). For Spokes with a nonzero Vendor ID (also referred to as nonempty Spokes), a ‘Spoke Type’ value is defined that indicates whether the Spoke is associated with a UCIe link or if the Spoke is vendor-defined (see [Section 8.3.5.3.2.8](#) for ‘Spoke Type’ definition):

- If a Spoke is associated with a UCIe link, its ‘Spoke Type’ value is either 0, 1, or 2 (see [Figure 8-59](#) for the register map)
- If the Spoke is a vendor-defined Spoke, the ‘Spoke type’ value is assigned by the vendor within the range of 128 to 255 and some of the architected registers are not applicable (see [Figure 8-60](#) for the register map)

[Figure 8-58](#) shows registers that are common for all Spoke types. For security, DMS registers are classified as follows. See [Section 8.1.3.5.1](#) for the details of each class.

- Spoke STS register falls within the ‘Chiplet Status’ asset class.

- When applicable, UCIe Link Status in UCIe Link DVSEC, UCIe link-related status/log registers in the Adapter\_Physical\_Layer register block (e.g., Correctable/Uncorrectable Error Status), Compliance and Test-related status registers in the Compliance\_Test register block (e.g., Physical Layer Compliance 1 and 2 Status registers), fall within the ‘SiP Status’ asset class.
  - All standard UCIe link registers other than the ones noted above fall within the ‘SiP Configuration’ asset class.
- All other spec-defined registers in DMS fall within the ‘Chiplet Configuration’ asset class.

### 8.3.5.3.1 “Empty” Spoke Registers

Figure 8-57 shows the register map for “empty” Spokes. Designs can use this Spoke register structure to indicate that the Spoke does not have any Spoke functionality.

**Figure 8-57. Empty Spoke Register Map**

31	16 15	0
Reserved	Spoke VID = 0h <sup>a</sup>	0B
DMS_Next_Low		4B
DMS_Next_High		8B

a. See Section 8.3.5.3.2.1.

#### 8.3.5.3.1.1 DMS\_Next\_Low — DMS Next Low Address (Offset 04h)

**Table 8-43. DMS\_Next\_Low Address**

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the next DMS connected to the DMH. If this is the last Spoke in the Spoke chain, this field needs to be set to all 0s.
11:0	RsvdP	<b>Reserved</b>

#### 8.3.5.3.1.2 DMS\_Next\_High — DMS Next High Address (Offset 08h)

**Table 8-44. DMS\_Next\_High Address**

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the next DMS connected to the DMH. If this is the last Spoke in the Spoke chain, this field needs to be set to all 0s.

### 8.3.5.3.2 Common DMS Registers for All Non-empty Spokes

Figure 8-58 shows the registers that are present in all non-empty Spokes. Locations marked as “Type-Specific” in Figure 8-58 carry registers that are specific to the ‘Spoke Type’ and are discussed in Section 8.3.5.3.3 and Section 8.3.5.3.4.

**Figure 8-58. Common DMS Registers for All Non-empty Spokes Register Map (Sheet 1 of 2)**

31	24 23	16 15	8 7	0
Spoke DevID		Spoke VID		0B
DMS_Next_Low				
DMS_Next_High				

**Figure 8-58. Common DMS Registers for All Non-empty Spokes Register Map (Sheet 2 of 2)**

31	24 23	16 15	8 7	0
Type-Specific		Reserved		Spoke RID
Associated DMS-ID2	Associated DMS-ID1	Associated DMS-ID0		DMS-ID
		Spoke CAP		
		Spoke CTL		
		Spoke STS		
		Spoke CTL		
		DMS_Length_Low		
		DMS_Length_High		
		DMS_Ext_Cap_Low		
		DMS_Ext_Cap_High		
		Type-Specific		48B
				•
				•
				•
		Reserved		80B
				•
				•
				•
		Type-Specific		128B
				•
				•
				N

### 8.3.5.3.2.1 Spoke VID — Spoke Vendor ID (Offset 00h)

**Table 8-45. Spoke Vendor ID**

Bit	Attribute	Description
15:0	RO	<b>Spoke Vendor ID</b> Uniquely identifies a Spoke Vendor to Software. This ID is assigned by UCIe Consortium.

### 8.3.5.3.2.2 Spoke DevID — Spoke Device ID (Offset 02h)

**Table 8-46. Spoke Device ID**

Bit	Attribute	Description
15:0	RO	<b>Spoke Device ID</b> Uniquely identifies a device from the Vendor identified by the Vendor ID. This ID is assigned by the vendor.

### 8.3.5.3.2.3 DMS\_Next\_Low — DMS Next Low Address (Offset 04h)

**Table 8-47.** DMS\_Next\_Low Address

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the next DMS connected to the DMH. If this is the last Spoke in the Spoke chain, this field needs to be set to all 0s.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.4 DMS\_Next\_High — DMS Next High Address (Offset 08h)

**Table 8-48.** DMS\_Next\_High Address

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned starting address (in the UMAP address space of the management element that hosts the DMH) of the next DMS connected to the DMH. If this is the last Spoke in the Spoke chain, this field needs to be set to all 0s.

### 8.3.5.3.2.5 Spoke RID — Spoke Revision ID (Offset 0Ch)

**Table 8-49.** Spoke Revision ID

Bit	Attribute	Description
7:0	RO	<b>Spoke Revision ID</b> Uniquely identifies a Spoke Vendor to Software. This ID is assigned by UCIe Consortium.

### 8.3.5.3.2.6 DMS-ID — Spoke DMS-ID (Offset 10h)

**Table 8-50.** DMS-ID

Bit	Attribute	Description
7:0	RO	<b>DFx Management Spoke-ID</b> Statically assigned Spoke-ID value for this Spoke. Spoke-ID is used for ID-routed UDMs.

### 8.3.5.3.2.7 Associated DMS-ID[0, 1, 2] (Offsets 11h, 12h, 13h)

**Table 8-51.** Associated DMS-ID[0, 1, 2]

Bit	Attribute	Description
7:0	RO	<b>Associated DMS-ID</b> Spoke-ID associated with other Spokes that constitute the same UCIe link. For example, if there are separate Spokes for some or all of the IPs that constitute a full UCIe stack – Adapter, Physical Layer, Protocol Stack0, Protocol Stack1 – these registers within each Spoke provide the DMS-IDs of the related partner Spokes. If there are no related Spokes, this register reads as FFH. If there are multiple protocol stacks, the lower value DMS-ID belongs to Stack 0 and higher value belongs to Stack 1. These registers are used by SW to identify all the Spokes that constitute a single UCIe link.

### 8.3.5.3.2.8 Spoke CAP — Spoke Capability (Offset 14h)

**Table 8-52.** Spoke Capability

Bit	Attribute	Description
3:0	RO	<b>Version</b> Set to 0h for this version of the capability.
7:4	RsvdP	<b>Reserved</b>
15:8	RO	<b>Spoke Type</b> 0: UCIe.Adapter. Indicates a Spoke associated with UCIe Adapter. 1: UCIe.Physical_Layer. Indicates a Spoke associated with UCIe Physical Layer. 2: UCIe.Adapter_Physical_Layer. Indicates a common Spoke across both UCIe Adapter and Physical Layer. 3 to 127: Reserved. 128 to 255: Vendor-defined.
31:16	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.9 Spoke CTL — Spoke Control (Offset 18h)

**Table 8-53.** Spoke Control

Bit	Attribute	Description
0	RW	<b>Enable Test and Debug Vendor-defined UDM as Initiator</b> 0: Spoke cannot initiate Vendor-defined UDM. 1: Spoke can initiate Vendor-defined UDM. Spokes that do not implement Vendor-defined UDM as initiator can hardwire this bit to 0.
31:1	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.10 Spoke STS — Spoke Status (Offset 1Ch)

**Table 8-54. Spoke Status**

Bit	Attribute	Description
0	RO	<b>Spoke Used</b> Indicates that the Spoke has been accessed at least once since the last Management Reset. Access implies sending or receiving UMAP packets or UDMs. Bit is cleared on the next Management Reset.
31:1	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.11 DMS\_Length\_Low — DMS Register Space Length Low (Offset 20h)

**Table 8-55. DMS Register Space Length Low**

Bit	Attribute	Description
31:12	RO	Lower 20 bits of length of the DMS register space from Offset 0h of DMS, in multiples of 4K. Value of 1000h for {DMS_Length_High :: DMS_Length_Low} indicates 4K length, 2000h indicates 8K length, etc. Bits [11:0] in this register are reserved to ensure 4k multiples of length. UCIE Spoke Types 0, 1, and 2 implemented to this revision of the spec must have a value in this register such that the DMS register space is not larger than 4 MB.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.12 DMS\_Length\_High — DMS Register Space Length High (Offset 24h)

**Table 8-56. DMS Register Space Length High**

Bit	Attribute	Description
31:0	RO	Upper 32 bits of length of the DMS register space from Offset 0h of DMS, in multiples of 4K. Value of 1000h for {DMS_Length_High :: DMS_Length_Low} indicates 4K length, 2000h indicates 8K length, etc. UCIE Spoke Types 0, 1, and 2 implemented to this revision of the spec must set this value to all 0s.

### 8.3.5.3.2.13 DMS\_Ext\_Cap\_Low — DMS Extended Capability Pointer Low (Offset 28h)

**Table 8-57. DMS Extended Capability Pointer Low**

Bit	Attribute	Description
31:2	RO	Lower 30 bits of the DWORD-aligned offset from the DMS starting address, where any extended capabilities start, when present in the DMS. Value of all 0s indicates that there are no extended capabilities (default).
1:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.2.14 DMS\_Ext\_Cap\_High — DMS Extended Capability Pointer High (Offset 2Ch)

**Table 8-58. DMS Extended Capability Pointer High**

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the DWORD-aligned offset from the DMS starting address, where any extended capabilities start, when present in the DMS. Value of all 0s indicates that there are no extended capabilities (default).

### 8.3.5.3.3 DMS Registers of UCIe Spoke Types ('Spoke Type' = 0 through 2)

Figure 8-59 shows the DMS register map for the UCIe Spoke types. Figure 8-58 and Section 8.3.5.3.2 detail registers that are common to all Spoke types. This section details the remaining registers, which are unique to the UCIe Spoke types.

**Figure 8-59. DMS Register Map for UCIe Spoke Types**

31	24 23	16 15	8 7	0
	Spoke DevID		Spoke VID	0B
	DMS_Next_Low			
	DMS_Next_High			
	Port ID	Reserved	Spoke RID	
Associated DMS-ID2	Associated DMS-ID1	Associated DMS-ID0	DMS-ID	
	Spoke CAP			
	Spoke CTL			
	Spoke STS			
	Spoke CTL			
	DMS_Length_Low			
	DMS_Length_High			
	DMS_Ext_Cap_Low			
	DMS_Ext_Cap_High			
	Adapter_Physical_Layer_Ptr_Low			48B
	Adapter_Physical_Layer_Ptr_High			
	Compliance_Test_Ptr_Low			
	Compliance_Test_Ptr_High			
	Impl_Spec_Adapter_Ptr_Low			
	Impl_Spec_Adapter_Ptr_High			
	Impl_Spec_Physical_Layer_Ptr_Low			
	Impl_Spec_Physical_Layer_Ptr_High			
	Reserved			80B
	UCIe Link DVSEC			128B
	Vendor-defined			•
	UCIe Link Register Blocks			•
	Vendor-defined			•
				N

### 8.3.5.3.3.1 Port ID — Management Port ID (Offset 1Eh)

**Table 8-59.** Port ID

Bit	Attribute	Description
15:0	RO	<b>Port ID</b> For Spoke Types 0, 1, and 2, this register indicates the Port ID of the UCIe link that is associated with the Spoke, if a Port ID exists for the link. A UCIe link has a Port ID assigned to it if the link is a Management Port. If the link does not have an assigned Port ID, this register reads as FFFFh.

### 8.3.5.3.3.2 Adapter\_Physical\_Layer\_Ptr\_Low — Adapter/Physical Layer Register Block Pointer Low (Offset 30h)

**Table 8-60.** Adapter\_Physical\_Layer\_Ptr\_Low

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned offset (from the starting address of the Spoke) of the UCIe Adapter/Physical Layer register block that is associated with the UCIe link. Accesses to registers that are referenced by Adapter_Physical_Layer_Ptr_Low/High pointers in a UCIe.Adapter Spoke are limited to the 4k block(s) that contain the Adapter registers and the register block header itself, and the 4k block(s) that contain Physical Layer registers are treated as reserved. Accesses to registers that are referenced by Adapter_Physical_Layer_Ptr_Low/High pointers in a UCIe.Physical_Layer Spoke are limited to the 4k block(s) that contain the PHY registers and the register block header itself, and Adapter registers are treated as reserved.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.3.3 Adapter\_Physical\_Layer\_Ptr\_High — Adapter/PHY Register Block Pointer High (Offset 34h)

**Table 8-61.** Adapter\_Physical\_Layer\_Ptr\_High

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned offset (from the starting address of the Spoke) of the UCIe Adapter/PHY register block that is associated with the UCIe link. Accesses to registers that are referenced by Adapter_Physical_Layer_Ptr_Low/High pointers in a UCIe.Adapter Spoke are limited to the 4k block(s) that contain the Adapter registers and the register block header itself, and the 4k block(s) that contain PHY registers are treated as reserved. Accesses to registers that are referenced by Adapter_Physical_Layer_Ptr_Low/High pointers in a UCIe.Physical_Layer Spoke are limited to the 4k block(s) that contain the PHY registers and the register block header itself, and Adapter registers are treated as reserved.

### 8.3.5.3.3.4 Compliance\_Test\_Ptr\_Low — Compliance and Test Register Block Pointer Low (Offset 38h)

**Table 8-62.** **Compliance\_Test\_Ptr\_Low**

Bit	Attribute	Description
31:12	RO	<p>Lower 20 bits of the 4K-aligned offset (from the starting address of the Spoke) of the UCIe Test/Compliance register block that is associated with the UCIe link.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Adapter Spoke are limited to the 4k block(s) that contain the Adapter registers and the register block header itself, and the 4k block(s) that contain PHY registers are treated as reserved.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Physical_Layer Spoke are limited to the 4k block(s) that contain the PHY registers and the register block header itself, and the Adapter registers are treated as reserved.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Adapter_Physical_Layer Spoke have no access restrictions.</p> <p>Set to all 0s if this register block is not implemented.</p>
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.3.5 Compliance\_Test\_Ptr\_High — Compliance and Test Register Block Pointer High (Offset 3Ch)

**Table 8-63.** **Compliance\_Test\_Ptr\_High**

Bit	Attribute	Description
31:0	RO	<p>Upper 32 bits of the 4K-aligned offset (from the starting address of the Spoke) of the UCIe Test/Compliance register block that is associated with the UCIe link.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Adapter Spoke are limited to the 4k block(s) that contain the Adapter registers and the register block header itself, and the 4k block(s) that contain PHY registers are treated as reserved.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Physical_Layer Spoke are limited to the 4k block(s) that contain the PHY registers and the register block header itself, and the Adapter registers are treated as reserved.</p> <p>Accesses to registers that are referenced by Compliance_Test_Ptr_Low/High pointers in a UCIe.Adapter_Physical_Layer Spoke have no access restrictions.</p> <p>Set to all 0s if this register block is not implemented.</p>

### 8.3.5.3.3.6 **Impl\_Spec\_Adapter\_Ptr\_Low — Implementation-specific Adapter Register Block Pointer Low (Offset 40h)**

**Table 8-64.** **Impl\_Spec\_Adapter\_Ptr\_Low**

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned offset (from the starting address of the Spoke) of the Adapter Implementation-specific register block. In a UCIE.Physical_Layer Spoke type, this pointer must be set to all 0s. Also set to all 0s if the register block is not implemented in the design.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.3.7 **Impl\_Spec\_Adapter\_Ptr\_High — Implementation-specific Adapter Register Block Pointer High (Offset 44h)**

**Table 8-65.** **Impl\_Spec\_Adapter\_Ptr\_High**

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned offset (from the starting address of the Spoke) of the Adapter Implementation-specific register block. In a UCIE.Physical_Layer Spoke type, this pointer must be set to all 0s. Also set to all 0s if the register block is not implemented in the design.

### 8.3.5.3.3.8 **Impl\_Spec\_Physical\_Layer\_Ptr\_Low — Implementation-specific Physical Layer Register Block Low (Offset 48h)**

**Table 8-66.** **Impl\_Spec\_Physical\_Layer\_Ptr\_Low**

Bit	Attribute	Description
31:12	RO	Lower 20 bits of the 4K-aligned offset (from the starting address of the Spoke) of the Physical Layer Implementation-specific register block. In a UCIE.Adapter Spoke type, this pointer must be set to all 0s. Also set to all 0s if the register block is not implemented in the design.
11:0	RsvdP	<b>Reserved</b>

### 8.3.5.3.3.9 **Impl\_Spec\_Physical\_Layer\_Ptr\_High — Implementation-specific Physical Layer Register Block High (Offset 4Ch)**

**Table 8-67.** **Impl\_Spec\_Physical\_Layer\_Ptr\_High**

Bit	Attribute	Description
31:0	RO	Upper 32 bits of the 4K-aligned offset (from the starting address of the Spoke) of the Physical Layer Implementation-specific register block. In a UCIE.Adapter Spoke type, this pointer must be set to all 0s. Also set to all 0s if the register block is not implemented in the design.

### 8.3.5.3.3.10 UCIe Link DVSEC — UCIe Link DVSEC (Offset 80h)

UCIe Link DVSEC (see [Section 9.5.1](#)) is mirrored starting at this location. Accesses to the DVSEC by the UCIe.Physical\_Layer Spoke type are treated as reserved.

#### IMPLEMENTATION NOTE

Spokes can restrict access to UCIe link registers based on access control considerations (see [Section 8.1.3.5](#) for details).

### 8.3.5.3.3.11 UCIe Link Register Blocks (Offset Is Implementation-dependent)

UCIe link memory register blocks — Adapter\_Physical\_Layer, Compliance\_Test (if supported), Impl\_Spec\_Adapter (if supported), and Impl\_Spec\_Physical\_Layer (if supported) — are mirrored at vendor-defined offsets in the Spoke's memory space.

#### 8.3.5.3.4 DMS Registers of Vendor-defined Spoke Types ('Spoke Type' = 128 through 255)

[Figure 8-60](#) shows the DMS register map for the Vendor-defined Spoke types. [Figure 8-58](#) and [Section 8.3.5.3.2](#) detail registers that are common to all Spoke types. [Section 8.3.5.3.3.1](#) details the Port ID register. Vendor-defined Spokes do not have any additional architected registers.

**Figure 8-60. DMS Register Map for Vendor-defined Spoke Types**

31	24 23	16 15	8 7	0
	Spoke DevID		Spoke VID	0B
	DMS_Next_Low			
	DMS_Next_High			
	Port ID	Reserved	Spoke RID	
Associated DMS-ID2	Associated DMS-ID1	Associated DMS-ID0	DMS-ID	
	Spoke CAP			
	Spoke CTL			
	Spoke STS			
	Spoke CTL			
	DMS_Length_Low			
	DMS_Length_High			
	DMS_Ext_Cap_Low			
	DMS_Ext_Cap_High			
	Reserved			48B
				•
				•
				•
	Vendor-defined			128B
				•
				•
				•
				N

### 8.3.5.3.5 DMS Register Implementation in UCIe Adapter and in UCIe Physical Layer

#### IMPLEMENTATION NOTE

For Spoke Type 0, the DMS registers are implemented in the Adapter. For Spoke Type 1, the DMS registers are implemented in the Physical Layer. For Spoke Type 2, all but the register blocks associated with the Physical Layer are implemented in the Adapter. These registers are accessed over the FDI config bus (`lp_cfg*/p1_cfg*`) using DMS Register read/write opcodes (see [Table 7-1, "Opcode Encodings Mapped to Packet Types"](#)). SoC logic that interfaces with on-die management fabric (which is implementation-specific) is required to perform the conversion from Management Transport protocol UMAP packets to FDI config bus packets. The FDI config bus is defined in [Section 10.2](#).

§ §

## 9.0 Configuration and Parameters

---

### 9.1 High-level Software View of UCIe

A key goal of UCIe is to leverage all the software investments made for PCIe and CXL while still defining the interface in an extensible way for future innovative solutions. To that end, UCIe SW view of the protocol layer is consistent with the associated protocol. For example, the host Downstream Port for UCIe that is capable of supporting CXL protocols will appear to software as a Root Port with CXL DVSEC capability and relevant PCIe capabilities. Similarly, a host downstream port for UCIe that is capable of supporting PCIe protocol only, will appear to software as a Root Port with relevant PCIe capabilities only. Host side or device side view of software for Streaming protocol is implementation-specific since the protocol itself is implementation-specific. It is though strongly recommended that ecosystem implementations define streaming solutions leveraging the SW hooks already in place for supporting CXL and PCIe. The Upstream Ports that connect to a UCIe Root Port can be a PCIe endpoint, PCIe Switch, a CXL endpoint-device, or a CXL Switch. This allows for UCIe solution to be fully backward compatible to pre-UCIe software. The remainder of this chapter talks about SW view of UCIe when paired with PCIe or CXL protocol layers.

UCIe specification allows for a single UCIe Link to be shared by multiple protocol stacks. In this version of the spec, this sharing is limited to at most 2 protocol stacks. Shared Link layer is a new concept from Software perspective and requires new discovery/control mechanisms. The mechanism by which UCIe-aware SW discovers UCIe capability is described in the next section.

Table 9-1 shows the legal/illegal combinations of Upstream and Downstream devices/ports at a given UCIe interface, from a SW viewpoint.

**Table 9-1. Software view of Upstream and Downstream Device at UCIe interface**

Downstream Component: SW View	Upstream Component: SW View			
	PCIe RP, PCIe Switch DSP <sup>a</sup>	CXL-RP, CXL Switch DSP <sup>b</sup>	CXL Downstream Port RCRB <sup>c</sup>	Streaming Device
PCIe EP, PCIe Switch USP	Valid	Valid	Illegal	Vendor defined
CXL Upstream Port RCRB <sup>d</sup>	Illegal	Illegal	Illegal	
CXL EP	Valid	Valid	Illegal	
Streaming Device	Vendor defined			

a. PCIe RP = As defined in *PCIe Base Specification*

b. CXL RP/Switch DSP = Standard PCIe RP/Switch-DSP with additional CXL Flexbus Port DVSEC capability

c. CXL Downstream Port RCRB = CXL Link at host or at Switch DSP that is enumerated via CXL defined Downstream Port RCRB (instead of via a Root Port)

d. CXL Upstream Port RCRB = CXL upstream port that is enumerated via CXL defined RCRB with CXL Upstream Port RCRB and that has a RCIEP below it.

All the CXL/PCIe legacy/advanced capabilities/registers defined in the respective specifications apply to UCIe host and devices as well. Some Link and PHY layer specific registers in *PCIe Base Specification* do not apply in UCIe context and these are listed in the appendix. In addition, two new

DVSEC capabilities and four other MMIO mapped register blocks are defined to deal with UCIe-specific Adapter and Physical Layer capabilities.

## 9.2 SW Discovery of UCIe Links

UCIe-aware Firmware/Software may discover the presence and capabilities of UCIe Links in the system per Table 9-2.

**Table 9-2. SW discovery of UCIe Links**

UCIe Links	How discovered?	Salient Points
<b>In Host</b>	Host specific Register Block called UiRB, containing UCIe Link DVSEC Capability	<ul style="list-style-type: none"> <li>UiRB is at a host defined static location.</li> <li>Each UCIe Link has a separate UiRB Base address and these are enumerated to OS via UCIe Early discovery table (UEDT)<sup>a</sup></li> <li>Association of a UCIe Link to 1 or more Root ports is described in UEDT, allowing for UCIe-aware SW to understand the potential shared nature of the UCIe Link.</li> </ul>
<b>In Endpoints</b>	Dev0/Fn0 of the device carries a UCIe Link DVSEC Capability.	<ul style="list-style-type: none"> <li>In multi-stack implementations, Dev0/Fn0 of the endpoint in only one of the stacks carries the UCIe Link DVSEC Capability.</li> </ul>
<b>In Switch USP</b>	Dev0/Fn0 of the USP carrying a UCIe Link DVSEC Capability	<ul style="list-style-type: none"> <li>In multi-stack implementations, Dev0/Fn0 of the USP in only one of the stacks carries the UCIe Link DVSEC Capability.</li> </ul>
<b>In Switch DSP</b>	Dev0/Fn0 of the Switch USP carrying one or more UiSRB DVSEC Capability	<ul style="list-style-type: none"> <li>UCIe Links below the switch are described in UiSRB whose base address is provided in the UiSRB DVSEC Capability</li> <li>A UCIe Link DVSEC capability per downstream UCIe Link is present in the UiSRB</li> <li>Association of a UCIe Link to 1 or more Switch DSPs is described as part of the UCIe Link DVSEC Capability, allowing for UCIe-aware SW to understand the potential shared nature of the UCIe interface</li> </ul> <p><b>Note:</b> It is legal for a Switch USP to carry the UiSRB DVSEC capability but not a UCIe Link DVSEC Capability</p>

a. UEDT structure is standardized as part of the ACPI specification.

## 9.3 Register Location Details and Access Mechanism

- 2 UCIe DVSEC capabilities (UCIe Link DVSEC, UiSRB DVSEC) and four other MMIO-mapped register blocks are defined in this version of the Specification.
- UCIe Link DVSEC capability is located in UiRB for host root ports and in UiSRB for Switch downstream ports.
- UiRB region is defined at a static location on the host side and its size is enumerated in the UEDT structure. Only UCIe Link related registers are permitted in this region and designs must not implement non-UCIe related functionality in this region.
- There is a unique UiRB base address for each UCIe Link, in the host
- UiSRB region base address is provided in the UiSRB DVSEC capability. This region is part of a BAR region of Switch Dev0/Fn0 USP.
- For scalability/flexibility reasons, multiple UiSRB DVSEC capabilities can exist in a Switch USP function. In case of multiple UiSRB DVSEC capabilities in the USP, a given DSP UCIe Link can only be described in one of the UiSRB structures.
- Configuration space registers are accessed using configuration reads and configuration writes. Register Blocks are in memory mapped regions and are accessed using standard memory reads and memory writes.
- UCIe Retimer registers are not directly accessible from host SW. They can be accessed only by way of a Mailbox mechanism over the sideband interface (hence the terms *SB-MMIO* and *SB-*

*Config* in [Table 9-3](#)). The Mailbox mechanism is available via RP/DSP UCIE Link DVSEC Capability to access the UCIE Retimer registers on the Retimer closest to the host. For accessing UCIE Retimer registers on the far end Retimer, the same Mailbox mechanism is also available in the UCIE Link DVSEC capability of EP/USP. See [Section 9.5.1.11](#) and [Section 9.5.1.12](#) for details of the Mailbox mechanism.

- For debug and runtime Link health monitoring reasons, host SW can also access the UCIE related registers in any partner die on the sideband interface, using the same Mailbox mechanism. For brevity purposes, that is not shown in [Table 9-3](#). Note that register accesses over sideband are limited to only the UCIE-related Capability registers (the two DVSECs currently defined in the spec) and the four defined UCIE Register Blocks. Nothing else on the remote die are accessible via the sideband mechanism.

[Table 9-3](#) summarizes the location of various register blocks in each native UCIE port/device. Henceforth a “UCIE port/device/EP/Switch” is used to refer to a standard PCIe or CXL port/device/EP/Switch with UCIE Link DVSEC Capability.


**Table 9-3. Summary of location of various UCIE Link related registers**

Register	Where the Register Resides					Comments
	RP	Switch USP	Switch DSP	EP	UCIE Retimer	
<b>UCIE Link DVSEC</b>	UiRB	Config space	UiSRB	Config Space	Sideband Config Space	Registers that define the basic UCIE interface related details
<b>UCIE D2D/PHY Register Block</b>	UiRB	Switch USP-BAR Region	UiSRB	EP-BAR Region	SB-MMIO Space	Registers that define lower-level functionality for the D2D/PHY interface of a typical UCIE implementation
<b>UCIE Test/Compliance Register Block</b>	UiRB	Switch USP-BAR Region	UiSRB	EP-BAR Region	SB-MMIO Space	Registers for Test/Compliance of UCIE interface
<b>UCIE Implementation Specific Register Block</b>	UiRB	Switch USP-BAR Region	UiSRB	EP-BAR Region	SB-MMIO Space	Registers for vendor specific implementation

## 9.4 Software view Examples


Figure 9-1 summarizes all the details of UCIe related DVSEC Capabilities and SW discovery, for an implementation consisting of Root Ports and Endpoints. This example has a host with 2 UCIe downstream Links that each carry traffic from 2 Root Ports.

**Figure 9-1. Software view Example with Root Ports and Endpoints**




Example in [Figure 9-2](#) has a Switch with 2 UCIe Links on its downstream side and each UCIe Link carries traffic from 2 Switch DSPs.

**Figure 9-2. Software view Example with Switch and Endpoints**



Example in [Figure 9-3](#) shows details UCIE registers in an implementation where two EPs are sharing a common UCIE Link.

**Figure 9-3. Software view Example of UCIE Endpoint**



## 9.5 UCIE Registers

Table 9-4 summarizes the attributes for the register bits defined in this chapter. Unless otherwise specified, the definition of these attributes is consistent with *PCIe Base Specification* and *CXL Specification*.

**Table 9-4. Register Attributes**

Attribute	Description
RO	Read Only
ROS	Read Only Sticky <sup>a</sup>
RW	Read-Write
RWL	Read Write Lock Follow RW behavior until locked. When locked, the bit value cannot be altered by software. The locking condition associated with each RWL field is specified as part of the field definition.
RWO	Read-Write-One-To-Lock Field becomes RO after writing 1 to it. Cleared by management reset.
RWS	Read Write Sticky <sup>a</sup>
RW1C	Read-Write-One-To-Clear
RW1CS	Read-Write-One-To-Clear-Sticky <sup>a</sup>
HWInit	Hardware Initialized <sup>b</sup>
RsvdP	Reserved and Preserved
RsvdZ	Reserved and Zero

- a. Definition of 'sticky' follows the underlying protocol definition if any of the Protocol stacks are PCIe or CXL. For Streaming, the sticky registers are recommended to preserve their value even if the Link is down. In all scenarios, Domain Reset must initialize these to their default values.
- b. Typically, this register attribute is used for functionality/capability that can vary with package integration. For example, a chiplet that is capable of 32 GT/s maximum speed might be routed to achieve a maximum speed of 16 GT/s in a given package implementation. To account for such scenarios, the Max link speed field in the UCIE Link Capability register has the HWInit attribute and its value could be configured by a package-level strap or device/system firmware to reflect the maximum speed of that implementation.

All numeric values in various data structures, individual registers and register fields defined in this chapter are always encoded in little endian format, unless stated otherwise.

### 9.5.1 UCIE Link DVSEC

This is the basic capability register set that is required to operate a UCIE Link. And this is one of two DVSEC capabilities defined for UCIE in the first generation. Not all the registers in the capability are applicable to all device/port types. The applicable registers for each device/port type are indicated in the right side of [Figure 9-4](#). Software may use the presence of this DVSEC to differentiate between a UCIE device vs. a standard PCIe or CXL device. Software may use this DVSEC to differentiate between a UCIE Root Port and a standard PCIe or CXL Root Port.

**Figure 9-4. UCIe Link DVSEC**

The diagram illustrates the UCIe Link DVSEC structure, which is a stack of registers. A vertical bracket on the right side groups the registers into four categories labeled 'a', 'b', 'c', and 'd' from top to bottom.

PCI Express Extended Capability Header		
Designated Vendor Specific Header 1		
Capability Descriptor	Designated Vendor Specific Header 2	
UCIe Link Capability		
UCIe Link Control <sup>e</sup>		
UCIe Link Status		
Error Notification Control	Link Event Notification Control	
Register Locator 0 Low		
Register Locator 0 High		
...		
...		
Reserved		
Sideband Mailbox Index Low		
Sideband Mailbox Index High		
Sideband Mailbox Data Low		
Sideband Mailbox Data High		
Reserved	Sideband Mailbox Status	Sideband Mailbox Control
Requester ID/Reserved		
Reserved		
Associated Port Numbers (1-N)		
...		

- a. Applies to UCIe-EP, UCIe-USP, UCIe-Retimer.
- b. Applies to UCIe-EP, UCIe-USP when paired with a retimer.
- c. Applies to UCIe-RP.
- d. Applies to UCIe-DSP.
- e. Software writes to this register need to be broadcast to both D2D Adapter and PHY blocks because some registers could be implemented in either block or both blocks.

### 9.5.1.1 PCI Express Extended Capability Header (Offset 0h)

Set as follows for UCIe Link DVSEC. All bits in this register are RO.

**Table 9-5. UCIe Link DVSEC - PCI Express Extended Capability Header**

Field	Bit Location	Value	Comments
Capability ID	15:0	0023h	Value for PCI Express DVSEC capability
Revision ID	19:16	1h	Latest revision of the DVSEC capability
Next Capability Offset	31:20	Design Dependent	<p><b>For UCIe Link DVSEC in UiRB:</b> Set to point to the next capability associated with this UCIe Link. In this revision of the spec, this field points to the MSI capability.</p> <p>The offset is in granularity of Bytes from the base address of UiRB. For example, if this is set to 100h, the next capability is located at offset of 100h from the base of UiRB.</p> <p><b>UCIe Link DVSEC in UiSRB:</b> Set to point to the UCIe Link DVSEC capability of the next UCIe Link associated with a downstream port of the switch. The last UCIe Link DVSEC capability will set this offset to 0h indicating there are no more UCIe Links on downstream ports.</p> <p>The offset is in granularity of Bytes from the base address of UiSRB. For example, if this is set to 100h, the next DVSEC capability for the next Link is located at offset of 100h from the base of UiSRB.</p> <p><b>Retimer:</b> Set to 0h</p> <p><b>Others:</b> design dependent</p>

### 9.5.1.2 Designated Vendor Specific Header 1, 2 (Offsets 4h and 8h)

A few things to note on the various fields described in Table 9-6. DVSEC Revision ID field represents the version of the DVSEC structure. The DVSEC Revision ID is incremented whenever the structure is extended to add more functionality. Backward compatibility shall be maintained during this process. For all values of n, DVSEC Revision ID n+1 structure may extend Revision ID n by replacing fields that are marked as reserved in Revision ID n, but must not redefine the meaning of existing fields. Software that was written for a lower Revision ID may continue to operate on UCIe DVSEC structures with a higher Revision ID, but will not be able to take advantage of new functionality.

All bits in this register are RO.

**Table 9-6. UCIe Link DVSEC - Designated Vendor Specific Header 1, 2**

Register	Field	Bit Location	Value
Designated Vendor-Specific Header 1 (offset 04h)	DVSEC Vendor ID	15:0	D2DEh
	DVSEC Revision	19:16	0h
	Length	31:20	Device dependent. See Section 9.5.1.19 for some examples.
Designated Vendor-Specific Header 2 (offset 08h)	DVSEC ID	15:0	0h

### 9.5.1.3 Capability Descriptor (Offset Ah)

Provides a way for SW to discover which optional capabilities are implemented by the UCIe Port/Device.

**Table 9-7. UCIe Link DVSEC - Capability Descriptor**

Bit	Attribute	Description
2:0	RO	<b>Number of Register locators</b> 0h: 2 Register Locators 1h: 3 Register Locators 2h: 4 Register Locators ... 6h: 8 Register locators 7h: 1 Register Locator  For this revision of UCIe, only values 0h, 1h, 2h and 7h are valid.
3	RO(RP/DSP), HWInit(EP/USP), RsvdP(Retimer)	<b>Sideband mailbox Registers Present</b> 0h: No sideband mailbox register set present in this capability 1h: Sideband mailbox register set present in this capability For RP/DSP, default value of this is 1.  EP/USP must set this bit when they are paired with a retimer and must clear this bit in all other scenarios.
7:4	RO(DSP), RsvdP (Others)	<b>Number of Switch DSPs associated with this UCIe Link</b> Applies only to UCIe Link DVSEC in UI SRB.  The specific 'port number' values of each Switch downstream port associated with this UCIe Link is called out in the Associated Port Number register(s) in this capability.  0h: 1 Port 1h: 2 ports ... Fh: 16 ports  'Port Number' is bits 31:24 of the PCIe Link capabilities register of the downstream port.  For first generation of UCIe, only values 0h and 1h are legal.
15:8	RsvdP	Reserved

### 9.5.1.4 UCIe Link DVSEC - UCIe Link Capability (Offset Ch)

Basic characteristics of the UCIe Link are discovered by SW using this register.

**Table 9-8. UCIe Link DVSEC - UCIe Link Capability (Sheet 1 of 2)**

Bit	Attribute	Description
0	RO	<b>Raw Format</b> If set, indicates the Link can support Raw Format.
3:1	HWInit	<b>Max Link Width</b> 0h: x16 1h: x32 2h: x64 3h: x128 4h: x256 7h: x8 Others - Reserved
7:4	HWInit	<b>Max Link Speeds</b> 0h: 4 GT/s 1h: 8 GT/s 2h: 12 GT/s 3h: 16 GT/s 4h: 24 GT/s 5h: 32 GT/s Others: Reserved
8	RO (Retimer), RsvdP (others)	<b>Retimer</b> - Set by retimer to indicate it to SW
9	RsvdP (Retimer), RO (others)	<b>Multi-protocol capable<sup>a</sup></b> 0 - single stack capable 1 - multi-protocol capable Only 2 stacks max is possible
10	RO	<b>Advanced Packaging</b> 0 = Standard package mode for UCIe Link 1 = Advanced package mode for UCIe Link
11	RO	<b>68B Flit Format for Streaming Protocol</b> If set, indicates 68B Flit Format is supported for Streaming protocol. This is only set if at least one of the Protocol Layers is Streaming protocol.
12	RO	<b>Standard 256B End Header Flit Format for Streaming Protocol</b> If set, indicates Standard 256B End Header Flit Format is supported for Streaming protocol. This is only set if at least one of the Protocol Layers is Streaming protocol.
13	RO	<b>Standard 256B Start Header Flit Format for Streaming Protocol</b> If set, indicates Standard 256B Start Header Flit Format is supported for Streaming protocol. This is only set if at least one of the Protocol Layers is Streaming protocol.
14	RO	<b>Latency-Optimized 256B Flit Format without Optional Bytes for Streaming Protocol</b> If set, indicates Latency-Optimized 256B without Optional Bytes Flit Format is supported for Streaming protocol. This is only set if at least one of the Protocol Layers is Streaming protocol.
15	RO	<b>Latency-Optimized 256B Flit Format with Optional Bytes for Streaming Protocol</b> If set, indicates Latency-Optimized 256B with Optional Bytes Flit Format is supported for Streaming protocol. This is only set if at least one of the Protocol Layers is Streaming protocol.
16	RO	<b>Enhanced Multi-protocol Capable</b> 0 = Not capable of multi-protocol with different protocols 1 = Capable of multi-protocol with different protocols
17	RO	<b>Standard Start Header Flit for PCIe Protocol</b> If set, indicates Standard Start Header 256B Flit Format is supported for PCIe protocol. This is only set if at least one of the Protocol Layers is PCIe protocol.

**Table 9-8. UCIe Link DVSEC - UCIe Link Capability (Sheet 2 of 2)**

Bit	Attribute	Description
18	RO	<b>Latency-Optimized Flit with Optional Bytes for PCIe Protocol</b> If set, indicates that the Latency-Optimized Flit Format with Optional Bytes is supported for PCIe. This is only set if at least one of the Protocol Layers is PCIe protocol.
19	RO	<b>'Runtime Link Testing Parity' Feature Error Signaling</b> If set, design supports signaling errors detected during Runtime link testing with parity as Correctable errors. If cleared, this error signaling mechanism is not supported.
20	HWInit	<b>APMW (Advanced Package Module Width)</b> If set, indicates the Advanced Package Module size is x32 or a x64 module operating in x32 mode (decided at integration time). If reset, indicates x64 Advanced Package Module.
21	RO/RsvdP	<b>x32 Width Support in x64 Module</b> If set, indicates that a x64 Advanced Package Module can operate in x32 mode; otherwise, it cannot operate in x32 mode. For x32 Advanced Package Module, this bit is reserved.
22	HWInit	<b>SPMW (Standard Package Module Width)</b> If 1, indicates the Standard Package Module size is a x8 module, or a x16 module operating in x8 mode (decided at integration time). If 0, indicates x16 Standard Package Module.
23	RO	<b>Sideband Performant Mode Operation (PMO)</b> When set, indicates that the sideband supports performant mode operation. When cleared, performant mode operation is not supported.
31:24	RsvdP	Reserved

a. This bit was named and referred to as "Multi-stack" in r1.1 and prior revisions of the spec.

### 9.5.1.5 UCIe Link DVSEC - UCIe Link Control (Offset 10h)

Basic UCIe Link control bits are in this register.

**Table 9-9. UCIe Link DVSEC - UCIe Link Control (Sheet 1 of 3)**

Bit	Attribute	Description
0	RW (RP/DSP), HWInit (Others)	<b>Raw Format Enable:</b> If set, enables the Link to negotiate Raw Format during Link training. Default value of this is 0b for RP and firmware/SW sets this bit based on system usage scenario. Switch DSP can set the default via implementation-specific mechanisms such as straps/FW/etc., to account of system usage scenario (like UCIe retimer). This allows for the DSP Link to train up without Software intervention and be UCIe-unaware-OS compatible.
1	RW (RP/DSP), RO (EP/DSP), RsvdP (Retimer)	<b>Multi-protocol enable<sup>a</sup>:</b> When set, multi-protocol training is enabled else not. Default is same as 'Multi-protocol Capable' bit in UCIe Link Capability register.
5:2	RW (RP/DSP), RsvdP (Others)	<b>Target Link Width</b> 0h: Reserved 1h: x8 2h: x16 3h: x32 4h: x64 5h: x128 6h: x256 Others are Reserved. Default is same as 'Max Link Width' field in UCIe Link Capability Register.

**Table 9-9. UCIe Link DVSEC - UCIe Link Control (Sheet 2 of 3)**

Bit	Attribute	Description
9:6	RW (RP/DSP), RsvdP (Others)	<p><b>Target Link Speed</b>            0h: 4 GT/s            1h: 8 GT/s            2h: 12 GT/s            3h: 16 GT/s            4h: 24 GT/s            5h: 32 GT/s            Others: Reserved            Default is same as 'Max Link speed' field in UCIe Link Capability Register.</p>
10	RW, with auto clear (RP/DSP), RsvdP (Others)	<p><b>Start UCIe Link training</b> - When set to 1, Link training starts with Link Control bits programmed in this register and with the protocol layer capabilities. Bit is automatically cleared when Link training completes with either success or error. The status register captures the final status of the Link training. Note that if the Link is up when this bit is set to 1 from 0, the Link will go through full training through Link Down state thus resetting everything beneath the Link. If Link Status (in UCIe Link Status register) is 0b and the link is already in training (i.e., the link training state machine is in between RESET and ACTIVE states), when this bit transitions from 0 to 1, link does not restart the training and this bit's transition from 0 to 1 is ignored.            Primary usage intended for this bit is for initial Link training out of reset on the host side.  <b>Note:</b> For downstream ports of a switch with UCIe, local HW/FW has to autonomously initiate Link training after a conventional reset, without waiting for higher level SW to start the training via this bit, to ensure backward compatibility.            Default is 0.</p>
11	RW with auto clear (RP/DSP), RsvdP (Others)	<p><b>Retrain UCIe Link</b> - When set to 1, Link that is already up (Link_status=up) will be retrained without going through Link Down state. SW can use this bit to potentially recover from Link errors. If the Link is down (Link_status=down) when this bit is set, there is no effect from this bit being set. SW should use the 'Start UCIe Link training' bit in case the Link is down. The Link_status bit in the status register can be read by software to determine whether to use this bit or not. Note that when retrain happens, the Link speed or width can change because of reliability reasons, and it will be captured through the appropriate status bit in the Link Status register.            Bit is automatically cleared when Link retraining completes with either success or error (as reported via the appropriate status bits in the Link Status register) or if the Link retrain did not happen at all for the reason stated earlier.            Default is 0.</p>
12	RW/RO	<p><b>Unused</b> - Implementations are encouraged to implement this as an RO bit with a default value of 0. However, for backward compatibility, implementations are permitted to implement this as an RW bit with a default value of 1. Writes to this bit have no effect on link functionality.</p>
13	RW	<p><b>68B Flit Format for Streaming Protocol</b>            If set, enables 68B Flit Format advertisement if the corresponding capability is supported.            Default is same as the '68B Flit Format for Streaming Protocol' bit in the UCIe Link Capability register.</p>
14	RW	<p><b>Standard 256B End Header Flit Format for Streaming Protocol</b>            If set, enables Standard 256B End Header Flit Format advertisement if the corresponding capability is supported.            Default is same as the 'Standard 256B End Header Flit Format for Streaming Protocol' bit in the UCIe Link Capability register.</p>
15	RW	<p><b>Standard 256B Start Header Flit Format for Streaming Protocol</b>            If set, enables Standard 256B Start Header Flit Format advertisement if the corresponding capability is supported.            Default is same as the 'Standard 256B Start Header Flit Format for Streaming Protocol' bit in the UCIe Link Capability register.</p>

**Table 9-9. UCIe Link DVSEC - UCIe Link Control (Sheet 3 of 3)**

Bit	Attribute	Description
16	RW	<b>Latency -Optimized 256B Flit Format without Optional Bytes for Streaming Protocol</b> If set, enables Latency-Optimized 256B Flit Format without Optional bytes advertisement if the corresponding capability is supported. Default is same as the 'Latency-Optimized 256B Flit Format without for Streaming Protocol' bit in the UCIe Link Capability register.
17	RW	<b>Latency-Optimized 256B Flit Format with Optional Bytes for Streaming Protocol</b> If set, enables Latency-Optimized 256B Flit Format with Optional bytes advertisement if the corresponding capability is supported. Default is same as the 'Latency-Optimized 256B Flit Format for Streaming Protocol' bit in the UCIe Link Capability register.
18	RW (RP/DSP), RO (EP/USP), RsvdP (Retimer)	<b>Enhanced Multi-Protocol Enable</b> When set, enhanced multi-protocol training is enabled else not. Enhanced Multi-Protocol permits 2 stacks with the same or different protocols. Default is same as 'Enhanced Multi-Protocol Capable' bit in UCIe Link Capability register.
19	RW	<b>Standard Start Header Flit for PCIe Protocol</b> If set, enables Standard Start Header 256B Flit Format for PCIe protocol. Default is same as 'Standard Start Header Flit for PCIe Protocol' bit in UCIe Link Capability register.
20	RW	<b>Latency-Optimized Flit with Optional Bytes for PCIe Protocol</b> If set, enables the Latency-Optimized Flit Format with Optional Byte for PCIe. Default is same as 'Latency-Optimized Flit with Optional Bytes for PCIe Protocol' bit in UCIe Link Capability register.
21	RW	<b>Sideband Performant Mode Operation (PMO)</b> When set, Sideband Performant Mode Operation is enabled for negotiation; otherwise, it is not. Default is the same as the Capability bit.
31:22	RsvdP	Reserved

a. This bit was named and referred to as "Multi-stack" in r1.1 and prior revisions of the spec.

### 9.5.1.6 UCIe Link DVSEC - UCIe Link Status (Offset 14h)

Basic UCIe Link status bits are in this register.

**Table 9-10. UCIe Link DVSEC - UCIe Link Status (Sheet 1 of 3)**

Bit	Attribute	Description
0	RO	<b>Raw Format Enabled:</b> If set, indicates the Adapter negotiated Raw Format operation with remote Link partner. This bit is only valid when Link Status bit in this register indicates 'Link Up'.
1	RsvdZ (Retimer), RO (Others)	<b>Multi-protocol enabled<sup>a</sup>:</b> When set, multi-protocol training has been enabled with remote training partner. This bit is only valid when Link Status bit in this register indicates 'Link Up'.
2	RsvdZ (Retimer), RO (Others)	<b>Enhanced Multi-protocol Enabled</b> When set, multi-protocol training has been enabled with remote training partner. This bit is only valid when Link Status bit in this register indicates 'Link Up'.
3	RO	<b>x32 Advanced Package Module Enabled</b> When set, indicates that the Advanced Package operating module size is x32.
6:4	RsvdZ	Reserved

**Table 9-10. UCIe Link DVSEC - UCIe Link Status (Sheet 2 of 3)**

Bit	Attribute	Description
10:7	RO	<p><b>Link Width enabled</b>            0h: x4            1h: x8            2h : x16            3h : x32            4h : x64            5h : x128            6h : x256</p> <p>This has meaning only when Link status bit shows Link is up.</p>
14:11	RO	<p><b>Link Speed enabled</b>            0h: 4GT/s            1h: 8GT/s            2h: 12GT/s            3h: 16GT/s            4h: 24GT/s            5h: 32GT/s            Others: Reserved</p> <p>This field has meaning only when Link status field shows Link is up</p>
15	RO	<p><b>Link Status</b>            0 - Link is down.            1 - Link is up</p> <p>This bit indicates the status of the mainband.</p> <p>Transitioning a Link from down to up requires a full Link training, which can be achieved using one of these methods:</p> <ul style="list-style-type: none"> <li>Start Link training via the bits in the UCIe Link Control register of the upstream device</li> <li>Using the protocol layer reset bit associated with the Link, like the SBR bit in the BCTL register of the RP P2P space</li> <li>Using the protocol layer Link Disable bit associated with the Link, like the Link Disable bit in the Link CTL register of the PCIe capability register in the RP P2P space, and then releasing the disable.</li> </ul> <p><b>Notes:</b> If the Link is actively retraining, this bit reflects a value of 1.</p> <p>This bit is a consolidated status of the RDI and FDI (i.e., if both the RDI and FDI are up, then this bit is set to 1; otherwise, this bit is cleared to 0).</p> <p>In multi-stack implementations, this bit is a consolidated status of the RDI and any of the FDIs (i.e., if RDI is up and any of the FDIs is up, then this bit is set to 1; otherwise, this bit is cleared to 0).</p>
16	RO	<p><b>Link Training/Retraining</b>            1b - Currently Link is training or retraining            0b - Link is not training or retraining</p>
17	RW1C (RP/DSP), RsvdZ (Others)	<p><b>Link Status changed</b>            1b - Link either transitioned from up to down or down to up.            0b - No Link status change since the last time SW cleared this bit</p>
18	RW1C (RP/DSP), RsvdZ (Others)	<p><b>HW autonomous BW changed</b>            UCIe autonomously changed the Link width or speed to correct Link reliability related issues.</p>
19	RW1CS	<p><b>Detected UCIe Link correctable error</b>            Further details of specific type of correctable error is found in <a href="#">Table 9-30</a> register.</p>
20	RW1CS	<p><b>Detected UCIe Link Uncorrectable Non-fatal error</b>            Further details of specific type of Uncorrectable error is found in <a href="#">Table 9-27</a> register.</p>

**Table 9-10. UCIe Link DVSEC - UCIe Link Status (Sheet 3 of 3)**

Bit	Attribute	Description
21	RW1CS	<b>Detected UCIe Link Uncorrectable Fatal error</b> Further details of specific type of Uncorrectable error is found in <a href="#">Table 9-27</a> register.
25:22	RO	<b>Flit Format Status</b> This field and the Flit Format field in the Header Log 2 register in the D2D/PHY register block (see <a href="#">Section 9.5.3.8</a> ) are mirror copies. This field indicates the negotiated Flit Format. This field is only valid when Link Status bit in this register indicates 'Link Up'.
26	RO	<b>Sideband Performant Mode Operation (PMO)</b> When set, Sideband Performant Mode Operation was successfully negotiated and is operational. When cleared, legacy mode sideband operation is active. Sideband Performant Mode is not operational. This bit has meaning only when either Link status indicates link is up (in UCIe Link Status register of UCIe Link DVSEC capability) or management port capability indicates Port Status as 'Link Not Up' (see <a href="#">Table 8-12</a> ).
31:27	RsvdZ	Reserved

a. This bit was named and referred to as "Multi-stack" in r1.1 and prior revisions of the spec.