Skip to content
master
Switch branches/tags
Code

Latest commit

 

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
 
 
 
 
dv
 
 
rtl
 
 
sw
 
 
 
 
 
 
 
 
 
 

tcnj_ic2

Front-End Design for RISC-V Microcontroller Application-Specific Integrated Circuit (ASIC)

Vivado instructions: https://github.com/richlvnsn/tcnj_ic2/wiki/Vivado-Instructions

core

Verilog files for the vscale RISC-V core implementation.

docs

Reference materials.

dv

Design verification files.

rtl

Register transfer level Verilog files for all modules other than the core.

sw

Software.

synth

Design constraints and TCL files required for synthesis, implementation, and bitstream generation.

About

No description, website, or topics provided.

Resources

Releases

No releases published

Packages

No packages published