Specification RFG V1.1

Tobias Markus

24.02.2015

Contents

1	on	2									
2	RFO	RFG									
	2.1	RFG I	Language	. 2							
	2.2		API								
3	Generator API										
	3.1	User p	perspective	. 2							
	3.2	Develo	oper perspective	. 2							
4	RFO	G Veril	log Generator	2							
	4.1		iew	. 2							
	4.2	Registe	er	. 3							
		4.2.1	hardware/software Permissions	. 4							
		4.2.2	no_wen	. 8							
		4.2.3	write_clear	. 11							
		4.2.4	software_written	. 14							
		4.2.5	changed	. 18							
		4.2.6	sticky								
		4.2.7	software_write_xor	. 22							
		4.2.8	clear	. 25							
		4.2.9	trigger	. 28							
		4.2.10									
		4.2.11	rreinit_source, rreinit	. 32							
		4.2.12	edge_trigger	. 36							
	4.3		lock								
		4.3.1	attributes RamBlock								
	4.4	externa	al/internal RegisterFiles	. 42							

- 1 Introduction
- 2 RFG
- 2.1 RFG Language
- 2.2 RFG API
- 3 Generator API
- 3.1 User perspective
- 3.2 Developer perspective
- 4 RFG Verilog Generator
- 4.1 Overview

4.2 Register

Registers are the smallest addressable units in a registerFile. A register consists of one ore more fields with different widths and attributes. Depending on this variants hardware will be generated.

The different attributes and the resulting hardware is given in this subsection.

```
## A register with several fields and different attributes
register test {
    field field_1 {
        width 32
         reset 32'h0
        software ro
        hardware wo
    field field_2 {
         width 16
         reset 16'h0
        software rw
        hardware rw
    field field_3 {
        width 16
         reset 16'h0
        software rw
    }
}
```

The size of a register can be set with an attribute in the registerFile (register_size). The default size of a register is 64 bit.

4.2.1 hardware/software Permissions

The most common and important attributes are the permissions. A register has a software and a hardware interface. Each Interface can have read and/or write permissions on a field in a register, defined with the attributes shown in the table below:


attribute name	description
ro	read only
WO	write only
rw	read and write

In this example we describe a register which has one 32 bit field with a reset value of zero and hardware read and write and software read and write permissions.

RFG Description:

```
registerFile reg_hrw_srw_hwen {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware rw
        }
   }

## Additional registerFile Objects ...
```



```
1
   module reg_hrw_srw_nhwen
 2
 3
        //Software Interface
 4
       input wire res_n,
 5
        input wire clk,
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
12
        input wire [31:0] write_data,
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field
17
18
        // Additional Signals ...
19
20
   );
21
        /* register test */
22
23
        always @(posedge clk)
24
        begin
25
            if (!res_n)
26
            begin
27
                 test_test_field \ll 32'h0;
28
            end
29
            else
30
            begin
                 if((address[3:3]==0) \&\& write_en)
31
32
                begin
                     test_test_field <= write_data[31:0];
33
34
                end
35
                else if(test_test_field_wen)
36
                begin
37
                     test_test_field <= test_test_field_next;</pre>
                end
38
39
            end
40
       end
41
42
        // Additional always registerFile Object blocks...
```

```
43
44
        always @(posedge clk)
45
        begin
             if (!res_n)
46
47
            begin
48
                 invalid_address <= 1'b0;
                 access_complete <= 1'b0;
49
50
            end
             else
51
52
            begin
53
54
                 \mathbf{casex} (address [3:3])
55
                      1'h0:
                      begin
56
                      read_data[31:0] <= test_test_field;</pre>
57
58
                          invalid_address <= 1'b0;
59
                          access_complete <= write_en || read_en;
60
                     end
61
                     // Additional addresses...
62
63
64
                      default:
                      begin
65
66
                          invalid_address <= read_en || write_en;
                          access_complete <= read_en ||
67
68
                     end
69
                 endcase
70
            end
71
        end
72
   endmodule
```

Depending on the permission attributes the verilog output is slightly different.

The always block part from line 30 to line 39, represents the software write and hardware write functionality to one field. If the field has no software write permissions line 31 to line 34 are not generated. If the field has no hardware write permission line 35 to line 38 are not generated. If the field has neither a software write nor a hardware write only the reset logic is generated. If the field also does not have a reset attribute the always block is not generated. These descriptions without any hardware or software permissions are used to define reserved fields in a register.


The hardware read is generated with the output reg on line 16 if there is no hardware read permission this signal is generated as internal reg.

In the second always block the address decoder for the software read is generated. Depending on the read permission line 57 is generated or not.

4.2.2 no_wen

With the no_wen attribute the hardware generator will not generate the hardware write enable signal on the register hardware interface. Attention when you write something with the software the hardware will rewrite the register in the next clock cycle.

RFG Description:



```
1
   module reg_hrw_srw_nhwen
2
 3
        // Software Interface
        input wire res_n ,
 4
 5
        input wire clk,
 6
        input wire [3:3] address,
        output reg[31:0] read_data,
 7
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        output reg[31:0] test_test_field
16
17
        // Additional Signals ...
18
19
   );
20
21
        /* register test */
22
        always @(posedge clk)
23
        begin
24
            if (!res_n)
25
            begin
26
                 test_test_field \ll 32'h0;
27
            end
28
            else
29
            begin
30
                 if ((address[3:3]== 0) && write_en)
31
32
                begin
                     test_test_field <= write_data[31:0];
33
34
                \mathbf{end}
35
                 else
36
                begin
37
                     test_test_field <= test_test_field_next;</pre>
38
                end
39
            end
40
        end
41
42
        // Additional always registerFile Object blocks...
```


```
43
44
        always @(posedge clk)
45
        begin
46
             if (!res_n)
47
            begin
                 invalid_address <= 1'b0;
48
                 access_complete <= 1'b0;
49
50
            end
             else
51
52
            begin
53
                 casex (address [3:3])
                      1'h0:
54
55
                      begin
                          read_data[31:0] <= test_test_field;</pre>
56
57
                          invalid_address <= 1'b0;
58
                          access_complete <= write_en || read_en;
59
                      \mathbf{end}
60
                      // Additional addresses...
61
62
63
                      default:
64
                      begin
65
                          invalid_address <= read_en || write_en;
66
                          access_complete <= read_en || write_en;
67
                      end
                 endcase
68
69
            end
70
        end
71
   endmodule
```

The difference in this verilog output can be observed in line 37. Now there is no hardware write enable signal. The register is written on each clock cycle. Keep this in mind if you write it via the software interface. The hardware has then one cycle to react to it and to rewrite the field.

4.2.3 write_clear

With the write_clear attribute the field is cleared on a software write operation.

RFG Description:



```
1
   module reg_hrw_srw_swrite_clear
2
3
       input wire res_n,
4
       input wire clk,
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
       input wire [31:0] write_data,
12
       // Hardware Interface
13
14
       input wire [31:0] test_test_field_next,
15
       input wire test_test_field_wen,
16
       output reg[31:0] test_test_field
17
18
       // Additional Signals ...
19
20
   );
21
       /* register test */
22
23
       always @(posedge clk)
24
       begin
25
            if (!res_n)
26
            begin
27
                test_test_field \ll 32'h0;
28
            end
29
            else
30
            begin
                if ((address[3:3]== 0) && write_en)
31
32
                begin
33
                    test_test_field \ll 32'h0;
34
                end
35
                else if(test_test_field_wen)
36
                begin
37
                    test_test_field <= test_field_next;</pre>
38
                end
39
            end
40
       end
41
42
       // Additional always registerFile Object blocks...
```

```
43
44
        always @(posedge clk)
        begin
45
             if (!res_n)
46
47
             begin
                 invalid_address <= 1'b0;
48
                 access_complete <= 1'b0;
49
50
             end
             _{
m else}
51
52
             begin
53
                 casex (address [3:3])
                      1'h0:
54
                      begin
55
                           read_data[31:0] <= test_test_field;</pre>
56
57
                          invalid_address <= 1'b0;
                           access_complete <= write_en || read_en;
58
59
                      \mathbf{end}
60
                      // Additional addresses...
61
62
                      default:
63
64
                      begin
65
                           invalid_address <= read_en || write_en;
                           access_complete <= read_en || write_en;
66
67
                      end
                 endcase
68
69
             end
70
        end
71
   endmodule
```


In line 33 we can see that now the register is cleared when the register is written from the software.

4.2.4 software_written

With the software_written signal an additional hardware output is generated which is high when the software writes the register. Otherwise the software_written signal is low.

RFG Description:

```
registerFile reg_hrw_srw_swritten {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 software_written
            }
        }
     }
    ## Additional registerFile Objects ...
}
```



```
1
   module reg_hrw_srw_swritten
2
3
       input wire res_n,
4
       input wire clk,
       // Software Interface
5
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
12
       input wire [31:0] write_data,
13
        // Hardware Interface
14
       input wire [31:0] test_test_field_next,
15
       input wire test_test_field_wen,
16
       output reg[31:0] test_test_field,
17
       output reg test_test_field_written
18
19
       // Additional Signals ...
20
21
   );
22
23
       /* register test */
       always @(posedge clk)
24
25
       begin
26
            if (!res_n)
27
            begin
28
                test\_test\_field \ll 32'h0;
29
                test_test_field_written <= 1'b0;
30
            end
31
            else
32
            begin
33
34
                if((address[3:3]==0) \&\& write_en)
35
                begin
                    test_test_field <= write_data[31:0];
36
37
                    test_test_field_written <= 1'b1;
38
                end
39
                else if(test_test_field_wen)
40
                begin
41
                    test_test_field <= test_test_field_next;
                    test_test_field_written <= 1'b0;
42
```

```
43
                 end
44
                 else
45
                 begin
                     test_test_field_written <= 1'b0;
46
47
                 end
48
49
            end
50
        end
51
52
        // Additional always registerFile Object blocks...
53
        always @(posedge clk)
54
55
        begin
            if (!res_n)
56
            begin
57
58
                 invalid_address <= 1'b0;
59
                 access_complete <= 1'b0;
60
            end
            else
61
62
            begin
63
                 casex (address [3:3])
64
                     1'h0:
65
66
                     begin
                          read_data[31:0] <= test_test_field;
67
                          invalid_address <= 1'b0;
68
69
                          access_complete <= write_en || read_en;
70
                     end
71
                     // Additional addresses...
72
73
                     default:
74
75
                     begin
                          invalid_address <= read_en ||
76
                                                           write_en;
77
                          access_complete <= read_en ||
                                                           write_en;
78
                     end
                 endcase
79
80
            end
        end
81
82
   endmodule
```

In this verilog output an additional hardware output signal is added (line 17). It is set when the software interface writes the field, line 34 to 38. It is reset on every cycle in which the software interface does not do a write


operation.

4.2.5 changed

The changed attribute behaves like the software_written attribute described before. The only difference is that the changed signal is also set to high when the register is changed from a reset.

RFG Description:

```
registerFile reg_hrw_srw_swritten {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 software_written
            }
        }
     }
    ## Additional registerFile Objects ...
}
```




4.2.6 sticky

With the sticky feature a field is generated in which the bits in the field can only be set from the hardware. The field can only be reseted from the software interface or with a reset.

RFG Description:

```
registerFile reg_hrw_srw_sticky {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 sticky
            }
        }
     }
    ## Additional registerFile Objects ...
```



```
1
   module reg_hrw_srw_sticky
2
3
       input wire res_n,
4
       input wire clk,
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
       input wire [31:0] write_data,
12
       // Hardware Interface
13
14
       input wire [31:0] test_test_field_next,
15
       input wire test_test_field_wen,
16
       output reg[31:0] test_test_field
17
18
       // Additional Signals ...
19
20
   );
21
       /* register test */
22
23
       always @(posedge clk)
24
       begin
25
            if (!res_n)
26
            begin
27
                test_test_field \ll 32'h0;
28
            end
29
            else
            begin
30
31
32
                if ((address[3:3]== 0) && write_en)
33
                begin
34
                     test_test_field <= write_data[31:0];
35
                end
36
                else if(test_test_field_wen)
37
                begin
                test_test_field <= test_test_field_next |
38
                        test_test_field;
39
                end
40
            end
41
       end
```


```
42
43
        // Additional always registerFile Object blocks...
44
        always @(posedge clk)
45
46
        begin
47
             if (!res_n)
            begin
48
49
                 invalid_address <= 1'b0;
                 access_complete <= 1'b0;
50
51
            end
52
             else
53
            begin
54
                 casex (address [3:3])
                      1'h0:
55
                      begin
56
                          read_data[31:0] <= test_test_field;</pre>
57
58
                          invalid_address <= 1'b0;
59
                          access_complete <= write_en || read_en;
60
                      \mathbf{end}
61
62
                      // Additional addresses...
63
64
                      default:
65
                      begin
                          invalid_address <= read_en || write_en;
66
                          access_complete <= read_en || write_en;</pre>
67
68
                      end
69
                 endcase
70
            end
        end
71
   endmodule
```

The difference in the verilog output with the sticky attribute is that the new hardware value is ored on write with the register value itself line 38.

4.2.7 software_write_xor

The software_write_xor attributes writes on a software write the new value xored with the register value.

RFG Description:



```
1
   module reg_hrw_srw_swrite_xor
2
3
       input wire res_n,
4
       input wire clk,
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
       input wire [31:0] write_data,
12
       // Hardware Interface
13
14
       input wire [31:0] test_test_field_next,
15
       input wire test_test_field_wen,
16
       output reg[31:0] test_test_field
17
       // Additional Signals ...
18
19
20
   );
21
22
       /* register test */
23
       always @(posedge clk) 'endif
24
       begin
25
            if (!res_n)
26
            begin
27
                test_test_field \ll 32'h0;
28
            end
29
            else
30
            begin
31
32
                if ((address[3:3]== 0) && write_en)
                begin
33
34
                     test_test_field <= (write_data[31:0] ^
                        test_test_field);
35
                end
36
                else if (test_test_field_wen)
37
                begin
38
                     test_test_field <= test_field_next;</pre>
39
                end
40
            end
41
       end
```

```
42
43
        // Additional always registerFile Object blocks...
44
        always @(posedge clk)
45
46
        begin
             if (!res_n)
47
             begin
48
49
                  invalid_address <= 1'b0;
                  access_complete <= 1'b0;
50
51
             end
52
             else
             begin
53
54
                 casex(address[3:3])
55
                      1'h0:
56
57
                      begin
58
                           read_data[31:0] <= test_test_field;</pre>
59
                           invalid_address <= 1'b0;
                           access_complete <= write_en || read_en;</pre>
60
                      \mathbf{end}
61
62
                      // Additional addresses...
63
64
                      default:
65
66
                      begin
67
                           invalid_address <= read_en || write_en;
                           access_complete <= read_en || write_en;</pre>
68
69
                      end
70
                 endcase
71
             end
72
        \mathbf{end}
   endmodule
73
```


The software_write_xor attribute does also just do small change. When the register is written form the software interface it gets xored with itself line 32.

4.2.8 clear

The hardware_clear attribute adds an additional signal to the hardware interface. This signal clears the register when the hardware_clear signal is asserted.

RFG Description:

```
registerFile reg_hrw_srw_hclear {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 clear
            }
        }
        ## Additional registerFile Objects ...
}
```



```
1
   module reg_hrw_srw_hclear
2
3
       input wire res_n,
4
       input wire clk,
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
       input wire [31:0] write_data,
12
        // Hardware Interface
13
14
       input wire [31:0] test_test_field_next,
15
       input wire test_test_field_wen,
16
       output reg[31:0] test_test_field ,
17
       input wire test_test_field_clear
18
19
       // Additional Signals ...
20
21
   );
22
23
       /* register test */
24
       always @(posedge clk)
25
       begin
26
            if (!res_n)
27
            begin
28
                test_test_field \ll 32'h0;
29
            end
            else
30
31
            begin
32
                if ((address[3:3]== 0) && write_en)
33
                begin
34
                     test_test_field <= write_data[31:0];
35
                else if(test_test_field_clear)
36
37
                begin
                     test\_test\_field \ll 32'h0;
38
39
                end
40
                else if(test_test_wen)
41
                begin
42
                     test_test_field <= test_test_field_next;
```

```
43
                  \quad \text{end} \quad
44
             end
45
        end
46
        // Additional always registerFile Object blocks...
47
48
        \mathbf{always} \ @(\mathbf{posedge} \ \ \mathrm{clk}\,)
49
        begin
50
              if (!res_n)
51
52
             begin
53
                  invalid_address <= 1'b0;
                   access_complete <= 1'b0;
54
55
             end
             else
56
57
             begin
                  casex (address [3:3])
58
                       1'h0:
59
                       begin
60
                            read_data[31:0] \le test_test_field;
61
62
                            invalid_address <= 1'b0;
                            access_complete <= write_en || read_en;
63
64
                       end
65
                       // Additional addresses...
66
67
                       default:
68
69
                       begin
70
                            invalid_address <= read_en || write_en;
                            access_complete <= read_en || write_en;
71
72
                       \mathbf{end}
73
                  endcase
74
             end
        end
75
76 endmodule
```

4.2.9 trigger


4.2.10 counter

The counter attribute transforms the internal register into a counter with count up signal for the hardware interface.

RFG Description:

```
registerFile reg_hrw_srw_counter {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 counter
            }
        }
     }

## Additional registerFile Objects ...
```



```
1
   module reg_hrw_srw_counter
2
3
       input wire clk,
4
       input wire res_n,
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
10
       input wire read_en,
11
       input wire write_en,
12
       input wire [31:0] write_data,
        // Hardware Interface
13
14
       input wire [31:0] test_test_field_next,
15
       output wire [31:0] test_test_field,
16
       input wire test_test_field_wen ,
17
       input wire test_test_field_countup
18
   );
19
       reg test_test_field_load_enable;
20
21
       reg[31:0] test_test_field_load_value;
22
23
       counter48 #(
24
            .DATASIZE(32)
        ) test_test_field_I (
25
            .clk(clk),
26
27
            .res_n(res_n),
            .increment(test_test_field_countup),
28
29
            .load(test_test_field_load_value),
            .load_enable(test_test_field_load_enable),
30
            .value(test_test_field)
31
32
       );
33
34
       /* register test */
35
       always @(posedge clk)
       begin
36
37
            if (!res_n)
38
            begin
39
                test_test_field_load_enable <= 1'b0;
40
            end
41
            else
42
            begin
```

```
43
44
                 if((address[3:3]==0) \&\& write_en)
45
                 begin
                      test_test_field_load_enable <= 1'b1;
46
47
                      test_test_field_load_value <= write_data
                         [31:0];
48
                 end
49
                 else if (test_test_field_wen)
50
                 begin
51
                 test_test_field_load_value <=
                         test_test_field_next;
                      test_test_field_load_enable <= 1'b1;
52
53
                 end
                 else
54
                 begin
55
                      test_test_field_load_enable <= 1'b0;
56
57
                      test_test_field_load_value <= 32'b0;
58
                 end
            \mathbf{end}
59
60
        end
61
        always @(posedge clk)
62
63
        begin
64
             if (!res_n)
65
            begin
66
                 invalid_address <= 1'b0;
67
                 access_complete <= 1'b0;
            end
68
69
            else
70
            begin
71
72
                 casex (address [3:3])
                      1'h0:
73
74
                     begin
                          read_data[31:0] <= test_test_field;
75
                          invalid_address <= 1'b0;
76
77
                          access_complete <= write_en || read_en;
78
                     \quad \text{end} \quad
                      default:
79
80
                      begin
81
                          invalid_address <= read_en || write_en;
82
                          access_complete <= read_en || write_en;
83
                     \mathbf{end}
```

84 endcase
85 end
86 end
87 endmodule

4.2.11 rreinit_source, rreinit

With the rreinit_source and rreinit combination a register with the rreinit_source attribute can be generated which resets a counter field marked with the rreinit attribute.

RFG Description:

```
registerFile reg_hrw_srw_rreinit_source {
    register counter_rreinit {
        hardware {
            rreinit_source
        }
    }
    register example {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 counter
                 rreinit
            }
       }
```

```
1
   module reg_hrw_srw_rreinit_source
2
3
       input wire res_n,
       input wire clk,
4
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
       input wire read_en ,
10
       input wire write_en ,
11
       input wire [31:0] write_data,
12
        // Hardware Interface
13
14
       input wire [31:0] example_test_field_next,
       output wire [31:0] example_test_field,
15
16
       input wire example_test_field_wen,
17
       input wire example_test_field_countup
18
   );
19
20
       reg rreinit;
21
       reg example_test_field_load_enable;
       reg[31:0] example_test_field_load_value;
22
23
24
       counter48 #(
25
            .DATASIZE(32)
        ) example_test_field_I (
26
27
            .clk(clk),
            .res_n(res_n),
28
29
            .increment (example_test_field_countup),
            .load(example_test_field_load_value),
30
            .load_enable(rreinit ||
31
               example_test_field_load_enable),
            .value(example_test_field)
32
33
       );
34
        /* register counter_rreinit */
35
       always @(posedge clk)
36
       begin
37
38
            if (!res_n)
39
            begin
40
                rreinit \ll 1'b0;
41
            end
```

```
42
             else
43
             begin
44
                 if ((address[3:3]== 0) && write_en)
45
46
                 begin
47
                      rreinit <= 1'b1;</pre>
                 end
48
49
                 else
                 begin
50
51
                      rreinit \ll 1'b0;
52
                 end
53
             end
54
        end
55
        /* register example */
56
        always @(posedge clk)
57
58
        begin
59
             if (!res_n)
60
             begin
                 example_test_field_load_enable <= 1'b0;
61
62
             end
63
             else
64
             begin
65
                 if ((address[3:3]== 1) && write_en)
66
                 begin
67
                      example_test_field_load_enable <= 1'b1;
68
69
                      example_test_field_load_value <= write_data
                          [31:0];
70
                 end
71
                 else if(example_test_field_wen)
72
                 begin
                      example_test_field_load_value <=
73
                          example_test_field_next;
74
                      example_test_field_load_enable <= 1'b1;</pre>
75
                 end
                 else
76
77
                 begin
                      example_test_field_load_enable <= 1'b0;
78
79
                      example_test_field_load_value <= 32'b0;
80
                 end
            \quad \text{end} \quad
81
        \mathbf{end}
82
```

```
83
 84
         always @(posedge clk)
 85
         begin
 86
             if (!res_n)
             begin
 87
 88
                  invalid_address <= 1'b0;
                  access_complete <= 1'b0;
 89
 90
             end
 91
             else
 92
             begin
 93
                  casex (address [3:3])
 94
                      1'h1:
 95
 96
                      begin
 97
                           read_data[31:0] <= example_test_field;</pre>
 98
                           invalid_address <= 1'b0;
                           access_complete <= write_en || read_en;
 99
100
                      end
                      default:
101
102
                      begin
103
                           invalid_address <= read_en || write_en;
104
                           access_complete <= read_en || write_en;</pre>
105
                      end
106
                  endcase
107
             end
108
         end
109 endmodule
```

4.2.12 edge_trigger

4.3 RamBlock

A RamBlock is a construct which implements an addressspace as RAM inside the hardware. In different to registers, the hardware interface has now also address, data, and control lines. Depending on the read/write Permissions different RAMs are used. See the table below. 1w_1r_1c means a Ram with one write, one read interface. and 2rw_1c means a dual port Ram.

permissions	none	ro	wo	rw	hardware
none	none	none	none	1w_1r_1c	
ro	none	none	1w_1r_1c	$2 \text{rw}_{-} 1 \text{c}$	
WO	none	1w_1r_1c	none	$2 \text{rw}_{-} 1 \text{c}$	
rw	1w_1r_1c	2rw_1c	$2 \text{rw}_{-} 1 \text{c}$	2rw_1c	
software					,

RFG Description:

```
registerFile RamBlock {
    register test {
        field test_field {
            width 32
            hardware rw
            software rw
        }
    }
    ramBlock test_ram {
        depth 128
        width 32
        hardware rw
        software rw
        software rw
    }
}
```

```
1
   module RamBlock
 2
 3
        input wire clk,
 4
        input wire res_n,
 5
        // Software Interface
 6
        input wire [10:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
 9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
12
        input wire [31:0] write_data,
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        output reg[31:0] test_test_field ,
16
        input wire [6:0] test_ram_addr,
17
        input wire test_ram_ren ,
18
        output wire [31:0] test_ram_rdata,
19
        input wire test_ram_wen,
        input wire [31:0] test_ram_wdata
20
21
   );
22
23
        reg[6:0] test_ram_rf_addr;
24
        reg test_ram_rf_ren;
25
        wire [31:0] test_ram_rf_rdata;
        reg test_ram_rf_wen;
26
        reg[31:0] test_ram_rf_wdata;
27
        reg read_en_dly0;
28
29
        reg read_en_dly1;
30
        reg read_en_dly2;
31
32
        ram_2rw_1c #(
33
            .DATASIZE(32),
34
            .ADDRSIZE(7),
35
            .PIPELINED(0)
        ) test_ram (
36
37
            .clk(clk),
            .wen_a(test_ram_rf_wen),
38
39
            .ren_a(test_ram_rf_ren),
40
            .addr_a(test_ram_rf_addr),
            .wdata_a(test_ram_rf_wdata),
41
42
            .rdata_a(test_ram_rf_rdata),
```

```
43
            .wen_b(test_ram_wen),
44
            .ren_b(test_ram_ren),
45
            .addr_b(test_ram_addr),
            .wdata_b(test_ram_wdata),
46
            .rdata_b(test_ram_rdata)
47
48
        );
49
50
        /* register test */
51
52
        always @(posedge clk)
53
        begin
            if (!res_n)
54
55
            begin
56
                 test_test_field \ll 0;
57
            end
58
            else
59
            begin
60
                 if ((address [10:3]== 0) && write_en)
61
                 begin
62
63
                     test_test_field <= write_data[31:0];
64
                 end
65
                 else
66
                 begin
67
                     test_test_field <= test_test_field_next;
68
                 end
69
            end
70
        end
71
72
        /* RamBlock test_ram */
        always @(posedge clk)
73
74
        begin
75
            if (!res_n)
76
            begin
                 'ifdef ASIC
77
                 test_ram_rf_addr \ll 7'b0;
78
79
                 test_ram_rf_wdata \ll 32'b0;
80
                 'endif
81
                 test_ram_rf_wen \ll 1'b0;
82
                 test_ram_rf_ren \ll 1'b0;
83
            end
84
            else
85
            begin
```

```
if (address[10:10] == 1)
 86
 87
                  begin
                       test_ram_rf_addr <= address [9:3];
 88
 89
                       test_ram_rf_wdata <= write_data[31:0];
 90
                       test_ram_rf_wen <= write_en;
                       test_ram_rf_ren <= read_en;
 91
 92
                  end
 93
              \quad \text{end} \quad
         end
 94
 95
 96
         always @(posedge clk)
 97
         begin
 98
              if (!res_n)
              begin
 99
                  invalid_address <= 1'b0;
100
101
                   access_complete <= 1'b0;
102
103
                   read_en_dly0 \ll 1'b0;
                   read_en_dly1 \ll 1'b0;
104
                   read_en_dly2 <= 1'b0;
105
106
              end
107
              else
              begin
108
109
                   read_en_dly0 <= read_en;
                   read_en_dly1 <= read_en_dly0;</pre>
110
                   read_en_dly2 <= read_en_dly1;</pre>
111
112
                  casex (address [10:3])
113
                       8'h0:
114
                       begin
115
                            read_data[31:0] <= test_test_field;</pre>
116
                            invalid_address <= 1'b0;
117
118
                            access_complete <= write_en || read_en;
119
                       \mathbf{end}
                       {1'h1,7'bxxxxxxx}:
120
                       begin
121
                            read_data[31:0] <= test_ram_rf_rdata;</pre>
122
123
                            invalid_address <= 1'b0;
                            access_complete <= write_en ||
124
                               read_en_dly2;
125
                       end
                       default:
126
127
                       begin
```

```
      128
      invalid_address <= read_en || write_en;</td>

      129
      access_complete <= read_en || write_en;</td>

      130
      end

      131
      endcase

      132
      end

      133
      end

      134
      endmodule
```

4.3.1 attributes RamBlock

external attribute:

With the external attribute there is just a RamBlock Interface generated to communicate with a RamBlock outside the registerfile.

address_shift attribute:

The address_shift attributes allows to address the Ram Block with a shift inside the registerfile address space. In example each ramblock entry each 4kB with (address_shift 12)

4.4 external/internal RegisterFiles

A registerfile can be included in another one. There are two different constructs to include the registerfile internal or external.

RFG Description:

```
registerFile RF {
    external RamBlock.rf RamBlockRF_external
    internal RamBlock.rf RamBlockRF_internal
}
```

```
1
   module RF (
2
       input wire clk,
3
       input wire res_n,
4
       input wire[11:3] address,
       output reg invalid_address,
5
       output reg access_complete,
6
7
       input wire read_en,
       output reg[31:0] read_data,
8
9
       input wire write_en ,
       input wire[31:0] write_data,
10
11
       output reg[10:3] RamBlockRF_external_address,
       input wire RamBlockRF_external_invalid_address,
12
       input wire RamBlockRF_external_access_complete,
13
14
       output reg RamBlockRF_external_read_en,
15
       input wire [31:0] RamBlockRF_external_read_data,
16
       output reg RamBlockRF_external_write_en,
17
       output reg[31:0] RamBlockRF_external_write_data,
18
       output wire[31:0] RamBlockRF_internal_test_test_field,
       input wire [31:0]
19
           RamBlockRF_internal_test_test_field_next,
20
       input wire RamBlockRF_internal_test_test_field_wen,
       input wire [6:0] RamBlockRF_internal_test_ram_addr,
21
       input wire RamBlockRF_internal_test_ram_ren,
22
23
       output wire [31:0] RamBlockRF_internal_test_ram_rdata,
24
       input wire RamBlockRF_internal_test_ram_wen,
       input wire [31:0] RamBlockRF_internal_test_ram_wdata
25
26
   );
27
       reg[10:3] RamBlockRF_internal_address;
28
       wire RamBlockRF_internal_invalid_address;
29
       wire RamBlockRF_internal_access_complete;
       reg RamBlockRF_internal_read_en;
30
       wire [31:0] RamBlockRF_internal_read_data;
31
       reg RamBlockRF_internal_write_en;
32
33
       reg[31:0] RamBlockRF_internal_write_data;
34
       RamBlockRF_internal RamBlockRF_internal_I (
35
            .res_n(res_n),
36
            .clk(clk),
37
38
            . address (RamBlockRF_internal_address),
            .read_data(RamBlockRF_internal_read_data),
39
            .invalid_address(
40
               RamBlockRF_internal_invalid_address),
```

```
41
            .access_complete(
               RamBlockRF_internal_access_complete),
            .read_en(RamBlockRF_internal_read_en),
42
43
            . write_en (RamBlockRF_internal_write_en),
44
            . write_data(RamBlockRF_internal_write_data),
            . RamBlockRF_internal_test_test_field_next (
45
               RamBlockRF_internal_test_test_field_next),
            . RamBlockRF_internal_test_test_field (
46
               RamBlockRF_internal_test_test_field),
47
            . RamBlockRF_internal_test_test_field_wen (
               RamBlockRF_internal_test_test_field_wen),
            . RamBlockRF_internal_test_ram_addr (
48
               RamBlockRF_internal_test_ram_addr),
            . RamBlockRF_internal_test_ram_ren (
49
               RamBlockRF_internal_test_ram_ren),
            . RamBlockRF_internal_test_ram_rdata(
50
               RamBlockRF_internal_test_ram_rdata),
51
            . RamBlockRF_internal_test_ram_wen(
               RamBlockRF_internal_test_ram_wen),
            . RamBlockRF\_internal\_test\_ram\_wdata(
52
               RamBlockRF_internal_test_ram_wdata)
       );
53
54
55
        //RegisterFile: RamBlockRF\_external
56
       always @(posedge clk)
57
       begin
58
59
60
            if(!res_n)
            begin
61
                RamBlockRF_external_write_en <= 1'b0;
62
                RamBlockRF_external_read_en <= 1'b0;
63
                RamBlockRF_external_write_data <= 32'b0;
64
                RamBlockRF_external_address <= 8'b0;
65
66
            end
67
            else
            begin
68
69
                if(address[11:11] == 1'h0)
70
71
                begin
                     RamBlockRF_external_address <= address
72
                        [10:3];
73
                end
```

```
74
 75
                  if ((address [11:11] == 1'h0) && write_en)
                 begin
 76
                      RamBlockRF_external_write_data <=
 77
                         write_data[31:0];
                      RamBlockRF_external_write_en <= 1'b1;
 78
 79
                 end
 80
                  else
                 begin
 81
 82
                      RamBlockRF_external_write_en <= 1'b0;
 83
                 end
 84
 85
                  if ((address [11:11] == 1'h0) && read_en)
                 begin
 86
                      RamBlockRF_external_read_en <= 1'b1;
 87
 88
                 end
 89
                 else
 90
                 begin
                      RamBlockRF_external_read_en <= 1'b0;
 91
 92
                 end
 93
             end
 94
 95
        end
 96
         //RegisterFile: RamBlockRF\_internal
 97
         always @(posedge clk)
 98
 99
         begin
100
101
             if(!res_n)
             begin
102
103
                  RamBlockRF_internal_write_en <= 1'b0;
                  RamBlockRF_internal_read_en <= 1'b0;
104
105
                  RamBlockRF_internal_write_data <= 32'b0;
                  RamBlockRF_internal_address <= 8'b0;
106
107
             end
108
             else
             begin
109
110
                  if (address [11:11] == 1'h1)
111
                 begin
112
                      RamBlockRF_internal_address <= address
113
                         [10:3];
114
                 end
```

```
115
                  if ((address[11:11] == 1'h1) && write_en)
116
                 begin
117
                      RamBlockRF_internal_write_data <=
118
                         write_data[31:0];
                      RamBlockRF_internal_write_en <= 1'b1;</pre>
119
120
                 end
121
                  else
122
                 begin
123
                      RamBlockRF_internal_write_en <= 1'b0;
124
                 end
125
126
                  if ((address [11:11] == 1'h1) && read_en)
127
                  begin
128
                      RamBlockRF_internal_read_en <= 1'b1;
129
                 end
130
                  else
131
                 begin
                      RamBlockRF_internal_read_en <= 1'b0;
132
133
                 end
134
             end
135
136
         end
137
         //Address Decoder Software Read:
138
         always @(posedge clk)
139
140
         begin
141
142
             if(!res_n)
             begin
143
144
                  invalid_address <= 1'b0;
                  access_complete <= 1'b0;
145
146
                  read_data \le 32'b0;
147
             end
             else
148
             begin
149
150
151
                 casex (address [11:3])
                      {1'h0,8'bxxxxxxx}}:
152
153
                      begin
                          read_data[31:0] <=
154
                              RamBlockRF_external_read_data;
```

```
155
                          invalid_address <=
                              RamBlockRF_external_invalid_address;
156
                          access_complete <=
                              RamBlockRF_external_access_complete;
157
                      end
                      {1'h1,8'bxxxxxxxx}:
158
                      begin
159
160
                          read_data[31:0] <=
                              RamBlockRF_internal_read_data;
161
                          invalid_address <=
                              RamBlockRF_internal_invalid_address;
162
                          access_complete <=
                              RamBlock RF\_internal\_access\_complete \ ;
163
                      end
164
                      default:
                      begin
165
166
                          invalid_address <= read_en || write_en;
167
                          access_complete <= read_en || write_en;
168
                      \mathbf{end}
169
                 endcase
170
             end
171
172
173
        end
174
175 endmodule
```