Specification RFG V1.1

Tobias Markus

24.02.2015

Contents

1	RF	G API
	1.1	User perspective
	1.2	Developer perspective
2	Ger	nerator Concept 2
3	RF	G Verilog Generator 2
	3.1	Overview
	3.2	Register
		3.2.1 hardware/software Permissions
		3.2.2 no_hardware_wen
		3.2.3 software_write_clear
		3.2.4 software_written
		3.2.5 sticky
		3.2.6 software_write_xor
		3.2.7 hardware_clear
		3.2.8 counter
		3.2.9 rreinit_source, rreinit
	3.3	RamBlock
	3.4	external/internal RegisterFiles

- 1 RFG API
- 1.1 User perspective
- 1.2 Developer perspective
- 2 Generator Concept
- 3 RFG Verilog Generator
- 3.1 Overview

3.2 Register

Registers are the smallest addressable units in a registerFile. A register can consist of one ore more fields with different widths and attributes. These variants will generate hardware depending on their attributes. The different attributes and the resulting hardware is given in this subsection.

```
## A register with several fields and different attributes
register test {
    field field_1 {
         width 32
         reset 32'h0
         software ro
        hardware wo
    field field_2 {
        width 16
         reset 16'h0
         software rw
        hardware rw
    field field_3 {
        width 16
         reset 16'h0
        software rw
    }
}
```

The size of a register can be set with an attribute in the registerFile (register_size). The default size of a register is 64 bit.

Each register in the following subsections are generated with the Generator script below:

```
package require osys::rfg 1.0.0
package require osys::generator 1.0.0
readRF [lindex $argv 0]
generator verilog {
    destinationPath "verilog/"
    options {
       reset sync
    }
}
```

3.2.1 hardware/software Permissions


The most common and important Attribute are the permissions. A register has a software and a hardware interface. Each Interface can have read and/or write permissions on a field in a register, defined with the attributes shown in the table below:

attribute name	description
ro	read only
WO	write only
rw	read and write

In this example we describe a register which has one 32 bit field with a reset value of zero and hardware read and write and software read and write permissions.

RFG Description:

```
registerFile reg_hrw_srw_hwen {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware rw
        }
    }
}
```



```
1
   module reg_hrw_srw_nhwen
 2
 3
        //Software Interface
        input wire res_n ,
 4
 5
        input wire clk,
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field
   );
17
18
19
        /* register test */
20
        always @(posedge clk)
21
        begin
22
            if (!res_n)
23
            begin
24
                 test_test_field \ll 32'h0;
25
            end
26
            else
27
            begin
                 if ((address[3:3]== 0) && write_en)
28
29
                begin
30
                     test_test_field <= write_data[31:0];
31
                end
32
                 else if (test_test_field_wen)
33
                begin
34
                     test_test_field <= test_test_field_next;
35
                \mathbf{end}
36
            end
37
        end
38
39
        always @(posedge clk)
40
        begin
            if (!res_n)
41
42
            begin
```

```
invalid_address <= 1'b0;
43
44
                 access_complete <= 1'b0;
45
            end
            else
46
47
            begin
48
                 casex (address [3:3])
49
                     1'h0:
50
                     begin
51
52
                          read_data[31:0] <= test_test_field;
53
                          invalid_address <= 1'b0;
54
                          access_complete <= write_en || read_en;
55
                     end
                     default:
56
57
                     begin
58
                          invalid_address <= read_en ||
                                                           write_en;
59
                          access_complete <= read_en ||
                                                           write_en;
60
                     end
61
                 endcase
            end
62
63
        end
64
   endmodule
```

Depending on the permission attributes the verilog output is slightly different.

The always block from line 21 to line 38, represents the software write and hardware write functionality to one field. If the field have no software write permissions line 29 to line 32 are not generated. If the field has no hardware write permission line 33 to line 35 are not generated. If the field has neither a software write nor a hardware write only the reset logic is generated. If the field also does not have a reset attribute the always block is not generated. These descriptions without any hardware or software permissions are used to define reserved fields in a register.


The hardware read is generated with the output reg on line 16 if there is no hardware read permission this signal is generated as internal reg.

In the second always block the address decoder for the software read is generated. Depending on the read permission line 51 is generated or not.

3.2.2 no_hardware_wen

With the no_hardware_wen attribute the hardware generator will not generate the hardware write enable signal on the register hardware interface. Attention when you write something with the software the hardware will rewrite the register in the next clock cycle.

RFG Description:



```
1
   module reg_hrw_srw_nhwen
 2
 3
        // Software Interface
 4
       input wire res_n ,
 5
       input wire clk,
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
       input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
        output reg[31:0] test_test_field
15
16
17
   );
18
        /* register test */
19
20
       always @(posedge clk)
21
        begin
22
            if (!res_n)
23
            begin
24
                 test_test_field \ll 32'h0;
25
            end
            else
26
27
            begin
28
29
                 if ((address[3:3]== 0) && write_en)
30
                begin
                     test_test_field <= write_data[31:0];
31
32
                end
33
                else
34
                begin
35
                     test_test_field <= test_field_next;</pre>
36
                end
37
            end
38
       end
39
40
        always @(posedge clk)
41
        begin
42
            if (!res_n)
```


```
43
             begin
44
                  invalid_address <= 1'b0;
45
                  access_complete <= 1'b0;
46
             end
47
             else
48
             begin
                 casex (address [3:3])
49
                      1'h0:
50
                      begin
51
52
                           read_data[31:0] <= test_test_field;</pre>
53
                           invalid_address <= 1'b0;
                           access_complete <= write_en || read_en;
54
55
                      \quad \text{end} \quad
                      default:
56
57
                      begin
58
                           invalid_address <= read_en || write_en;
59
                           access_complete <= read_en || write_en;
60
                      end
                 endcase
61
62
             end
63
        end
   endmodule
64
```

The difference in this verilog output can be observed in line 33. Now there is no hardware write enable signal the register is written on each clock cycle. Keep this in mind if you write it via Software. The Hardware has then one cycle to react to it and then to rewrite the field.

3.2.3 software_write_clear

With the software_write_clear attribute the field is cleared on a software write operation.

RFG Description:



```
1
   module reg_hrw_srw_swrite_clear
 2
 3
        input wire res_n,
        input wire clk,
 4
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field
17
   );
18
19
        /* register test */
20
        always @(posedge clk)
21
        begin
22
            if (!res_n)
23
            begin
24
                 test_test_field \ll 32'h0;
25
            end
26
            else
27
            begin
                 if ((address[3:3]== 0) && write_en)
28
29
                begin
30
                     test_test_field \ll 32'h0;
31
                end
32
                 else if (test_test_field_wen)
33
                begin
34
                     test_test_field <= test_test_field_next;
35
                \mathbf{end}
36
            end
37
        end
38
39
        always @(posedge clk)
40
        begin
            if (!res_n)
41
42
            begin
```

```
invalid_address <= 1'b0;
43
44
                   access_complete <= 1'b0;
45
             end
             _{
m else}
46
47
             begin
                  casex (address [3:3])
48
                       1'h0:
49
                       begin
50
                            read_data[31:0] <= test_test_field;</pre>
51
52
                            invalid_address <= 1'b0;
53
                            access_complete <= write_en || read_en;
                       \quad \text{end} \quad
54
                       default:
55
                       begin
56
57
                            invalid_address <= read_en || write_en;
                            access_complete <= read_en || write_en;
58
59
                       \mathbf{end}
60
                  endcase
             \mathbf{end}
61
62
        end
63 endmodule
```


In line 30 we can see that now the register is cleared when the register is written from the software.

3.2.4 software_written

With the software_written signal an additional hardware output is generated which is high when the software writes the register and depending on its value also when the register is reseted. Otherwise the software_written signal is low.

RFG Description:

```
registerFile reg_hrw_srw_swritten {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 software_written
            }
        }
    }
}
```



```
1
   module reg_hrw_srw_swritten
 2
 3
        input wire res_n,
 4
        input wire clk,
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire[31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field ,
17
        output reg test_test_field_written
18
19
   );
20
21
        /* register test */
        always @(posedge clk)
22
23
        begin
24
            if (!res_n)
25
            begin
                test_test_field \ll 32'h0;
26
                test_test_field_written <= 1'b0;
27
28
            end
29
            else
30
            begin
31
32
                if ((address[3:3]== 0) && write_en)
                begin
33
34
                     test_test_field <= write_data[31:0];
                     test_test_field_written <= 1'b1;
35
36
                end
37
                else if(test_test_field_wen)
38
                begin
39
                     test_test_field <= test_field_next;</pre>
40
                     test_test_field_written <= 1'b0;
41
                end
42
                else
```


```
43
                 begin
44
                      test_test_field_written <= 1'b0;
45
                 end
46
47
            end
48
        end
49
        always @(posedge clk)
50
51
        begin
52
             if (!res_n)
53
            begin
                 invalid_address <= 1'b0;
54
55
                 access_complete <= 1'b0;
            end
56
             else
57
58
            begin
59
60
                 casex (address [3:3])
                      1'h0:
61
                      begin
62
                          read_data[31:0] <= test_test_field;</pre>
63
                          invalid_address <= 1'b0;
64
65
                          access_complete <= write_en || read_en;
66
                      end
                      default:
67
                      begin
68
69
                          invalid_address <= read_en || write_en;
70
                          access_complete <= read_en ||
                                                             write_en;
71
                      end
72
                 endcase
73
            end
        \mathbf{end}
74
75
   endmodule
```

In this verilog output an additional hardware output signal is added (line 17). It is set when the software interface writes the field, line 32 to 36. It is reset on every cycle in which the software interface does not do a write operation. In this example the software_written attribute is configured to output a zero, when the register is resetted. It can also be configured to output a one.

3.2.5 sticky

With the sticky feature a field is generated in which the bits in the field can only be set from the hardware. The field can only be reseted from the software interface or with a reset.

RFG Description:



```
1
   module reg_hrw_srw_sticky
 2
 3
        input wire res_n,
 4
        input wire clk,
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field
17
18
   );
19
20
        /* register test */
21
        always @(posedge clk)
22
        begin
23
            if (!res_n)
24
            begin
25
                 test\_test\_field \ll 32'h0;
26
            end
27
            else
28
            begin
29
30
                 \mathbf{if}((address[3:3]==0) \&\& write\_en)
                begin
31
32
                     test_test_field <= write_data[31:0];
33
                end
34
                 else if(test_test_field_wen)
35
                 begin
                     test_test_field <= test_test_field_next |
36
                        test_test_field;
37
                end
38
            end
39
        end
40
        always @(posedge clk)
41
```

```
begin
42
43
             if (!res_n)
44
             begin
                  invalid_address <= 1'b0;
45
46
                  access_complete <= 1'b0;
47
             end
             else
48
49
             begin
                  casex(address[3:3])
50
51
                      1'h0:
52
                      begin
                           read_data[31:0] <= test_test_field;</pre>
53
54
                           invalid_address <= 1'b0;
                           access_complete <= write_en || read_en;</pre>
55
56
                      \mathbf{end}
                      default:
57
58
                      begin
59
                           invalid_address <= read_en || write_en;
                           access_complete <= read_en || write_en;
60
61
                      \mathbf{end}
62
                  endcase
63
             end
64
        end
65
   endmodule
```


The difference in the verilog output with the sticky attribute is that the new hardware value is ored on write with the register value itself line 36 to line 37.

3.2.6 software_write_xor

The software_write_xor attributes writes on a software write the new value xored with the register value.

RFG Description:

```
registerFile reg_hrw_srw_swrite_xor {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 software_write_xor
            }
        }
    }
}
```



```
1
   module reg_hrw_srw_swrite_xor
 2
 3
        input wire res_n,
 4
        input wire clk,
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field
17
18
   );
19
20
        /* register test */
        always @(posedge clk) 'endif
21
22
        begin
23
            if (!res_n)
24
            begin
25
                 test\_test\_field \ll 32'h0;
26
            end
27
            else
28
            begin
29
30
                 \mathbf{if}((address[3:3]==0) \&\& write\_en)
31
                begin
                     test_test_field <= (write_data[31:0] ^
32
                        test_test_field);
33
                end
34
                 else if (test_test_field_wen)
35
                begin
36
                     test_test_field <= test_field_next;</pre>
37
                end
38
            end
39
        end
40
        always @(posedge clk)
41
```


```
42
        begin
43
             if (!res_n)
44
             begin
                  invalid_address <= 1'b0;
45
46
                  access_complete <= 1'b0;
47
             end
             else
48
             begin
49
50
51
                 casex(address[3:3])
                      1'h0:
52
                      begin
53
54
                           read_data[31:0] <= test_test_field;</pre>
                           invalid_address <= 1'b0;
55
56
                           access_complete <= write_en || read_en;
57
                      \mathbf{end}
58
                      default:
59
                      begin
                           invalid_address <= read_en || write_en;
60
                           access_complete <= read_en ||
61
                                                              write_en;
62
                      \mathbf{end}
63
                 endcase
64
             end
        end
65
66
   endmodule
```

The software_write_xor attribute does also just do small change. When the register is written form the software interface it gets xored with itself line 32.

3.2.7 hardware_clear

The hardware_clear attribute adds an additional signal to the hardware interface. This signal clears the register when the hardware_clear signal is asserted.

RFG Description:



```
1
   module reg_hrw_srw_hclear
 2
 3
        input wire res_n,
 4
        input wire clk,
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
15
        input wire test_test_field_wen,
16
        output reg[31:0] test_test_field ,
17
        input wire test_test_field_clear
18
19
   );
20
21
        /* register test */
        always @(posedge clk)
22
23
        begin
24
            if (!res_n)
25
            begin
26
                 test_test_field \ll 32'h0;
27
            end
28
            else
29
            begin
                 \mathbf{if}((address[3:3]==0) \&\& write\_en)
30
31
                 begin
32
                     test_test_field <= write_data[31:0];
33
                 end
34
                 else if(test_test_field_clear)
35
                 begin
                     test_test_field \ll 32'h0;
36
37
                 end
38
                 else if (test_test_wen)
39
                 begin
40
                     test_test_field <= test_test_field_next;</pre>
41
                 end
42
            end
```


```
43
        end
44
45
        always @(posedge clk)
        begin
46
47
             if (!res_n)
48
             begin
                  invalid_address <= 1'b0;
49
                  access_complete <= 1'b0;
50
51
             \mathbf{end}
52
             else
53
             begin
                 casex (address [3:3])
54
                      1'h0:
55
                      begin
56
57
                           read_data[31:0] <= test_test_field;</pre>
                           invalid_address <= 1'b0;
58
                           access_complete <= write_en || read_en;
59
60
                      end
                      default:
61
62
                      begin
63
                           invalid_address <= read_en || write_en;
64
                           access_complete <= read_en || write_en;</pre>
65
                      end
66
                 endcase
             end
67
        \mathbf{end}
68
   endmodule
69
```

3.2.8 counter

The counter attribute transforms the internal register into a counter with count up signal for the hardware interface.

RFG Description:

```
registerFile reg_hrw_srw_counter {
    register test {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 counter
            }
        }
    }
}
```



```
1
   module reg_hrw_srw_counter
 2
 3
        input wire clk,
 4
        input wire res_n,
 5
        // Software Interface
 6
        input wire [3:3] address,
 7
        output reg[31:0] read_data,
        output reg invalid_address,
 8
9
        output reg access_complete,
10
        input wire read_en,
11
        input wire write_en,
        input wire [31:0] write_data,
12
        // Hardware Interface
13
14
        input wire [31:0] test_test_field_next,
        output wire[31:0] test_test_field ,
15
16
        input wire test_test_field_wen ,
17
        input wire test_test_field_countup
18
   );
19
20
        reg test_test_field_load_enable;
21
        reg[31:0] test_test_field_load_value;
22
23
        counter48 #(
24
            .DATASIZE(32)
25
        ) test_test_field_I (
26
            . clk (clk),
27
            .res_n(res_n),
            .increment (test_test_field_countup),
28
29
            .load(test_test_field_load_value),
30
            .load_enable(test_test_field_load_enable),
            .value(test_test_field)
31
32
        );
33
34
        /* register test */
35
        always @(posedge clk)
        begin
36
37
            if (!res_n)
            begin
38
39
                test_test_field_load_enable <= 1'b0;
40
            end
41
            else
42
            begin
```

```
43
44
                 if((address[3:3]==0) \&\& write_en)
                 begin
45
46
                      test_test_field_load_enable <= 1'b1;
47
                      test_test_field_load_value <= write_data
                         [31:0];
48
                 end
                 else if(test_test_field_wen)
49
                 begin
50
51
                      test_test_field_load_value <=
                         test_test_field_next;
                      test_test_field_load_enable <= 1'b1;
52
53
                 end
                 else
54
55
                 begin
                      test_test_field_load_enable <= 1'b0;
56
57
                      test_test_field_load_value <= 32'b0;
58
                 end
59
            end
60
        end
61
        always @(posedge clk)
62
63
        begin
64
             if (!res_n)
            begin
65
66
                 invalid_address <= 1'b0;
67
                 access_complete <= 1'b0;
            end
68
69
            else
70
            begin
71
72
                 casex (address [3:3])
                      1'h0:
73
74
                     begin
                          read_data[31:0] <= test_test_field;
75
                          invalid_address <= 1'b0;
76
                          access_complete <= write_en || read_en;
77
78
                     \quad \text{end} \quad
                      default:
79
80
                      begin
81
                          invalid_address <= read_en || write_en;
82
                          access_complete <= read_en || write_en;
83
                     \mathbf{end}
```

84 endcase
85 end
86 end
87 endmodule

3.2.9 rreinit_source, rreinit

With the rreinit_source and rreinit combination a register with the rreinit_source attribute can be generated which resets a counter field marked with the rreinit attribute.

```
RFG Description:
```

```
registerFile reg_hrw_srw_rreinit_source {
    register counter_rreinit {
        hardware {
            rreinit_source
        }
    }
    register example {
        field test_field {
            width 32
            reset 32'h0
            software rw
            hardware {
                rw
                 counter
                 rreinit
            }
       }
```

```
1
   module reg_hrw_srw_rreinit_source
2
3
       input wire res_n,
       input wire clk,
4
5
       // Software Interface
6
       input wire [3:3] address,
7
       output reg[31:0] read_data,
       output reg invalid_address,
8
9
       output reg access_complete,
       input wire read_en ,
10
       input wire write_en ,
11
       input wire [31:0] write_data,
12
        // Hardware Interface
13
14
       input wire [31:0] example_test_field_next,
       output wire [31:0] example_test_field,
15
16
       input wire example_test_field_wen,
       input wire example_test_field_countup
17
18
19
   );
20
21
       reg rreinit;
       reg example_test_field_load_enable;
22
       reg[31:0] example_test_field_load_value;
23
24
25
       counter48 #(
            .DATASIZE(32)
26
        ) example_test_field_I (
27
            .clk(clk),
28
29
            .res_n(res_n),
            .increment (example_test_field_countup),
30
            .load(example_test_field_load_value),
31
            .load_enable(rreinit ||
32
               example_test_field_load_enable),
33
            .value(example_test_field)
34
       );
35
36
       /* register counter_rreinit */
       always @(posedge clk)
37
38
       begin
39
            if (!res_n)
40
            begin
                rreinit \ll 1'b0;
41
```

```
42
             end
43
             else
             begin
44
45
46
                  if ((address[3:3]== 0) && write_en)
47
                 begin
                      rreinit <= 1'b1;</pre>
48
49
                 end
                  else
50
51
                 begin
52
                      rreinit \ll 1'b0;
53
                 end
54
             \quad \text{end} \quad
        end
55
56
        /* register example */
57
58
        always @(posedge clk)
59
        begin
60
             if (!res_n)
             begin
61
62
                  example_test_field_load_enable <= 1'b0;
63
             end
64
             else
             begin
65
66
                  if ((address[3:3]== 1) && write_en)
67
68
                  begin
                      example_test_field_load_enable <= 1'b1;
69
70
                      example_test_field_load_value <= write_data
                          [31:0];
71
                 end
72
                  else if (example_test_field_wen)
73
                 begin
74
                      example_test_field_load_value <=
                          example_test_field_next;
75
                      example_test_field_load_enable <= 1'b1;
76
                 end
77
                  else
78
                 begin
79
                      example_test_field_load_enable <= 1'b0;
                      example_test_field_load_value <= 32'b0;
80
81
                 end
82
             \quad \text{end} \quad
```

```
83
          end
 84
 85
          always @(posedge clk)
 86
          begin
 87
               if (!res_n)
 88
               begin
                    invalid_address <= 1'b0;
 89
                    access_complete <= 1'b0;
 90
              \quad \mathbf{end} \quad
 91
 92
               else
 93
               begin
 94
                    casex (address [3:3])
 95
                         1'h1:
 96
 97
                        begin
 98
                              read_data[31:0] <= example_test_field;</pre>
                              invalid_address <= 1'b0;
 99
100
                              access_complete <= write_en || read_en;
101
                        \mathbf{end}
102
                         default:
                        begin
103
104
                             invalid_address <= read_en || write_en;
105
                             access_complete <= read_en || write_en;</pre>
106
                        end
107
                    endcase
              \quad \text{end} \quad
108
109
          end
110 endmodule
```

- 3.3 RamBlock
- 3.4 external/internal RegisterFiles