Processor cores:

- C7x floating point, vector DSP, up to 1.0 GHz, 80 GFLOPS, 256 GOPS
- Deep-learning matrix multiply accelerator (MMA), up to 8 TOPS (8b) at 1.0 GHz
- Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
- Depth and Motion Processing Accelerators (DMPAC)
- Dual 64-bit Arm Cortex-A72 microprocessor subsystem at up to 2.0 GHz
 - o 1MB shared L2 cache per dual-core Cortex-A72 cluster
 - o 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
- Six Arm Cortex-R5F MCUs at up to 1.0 GHz
 - o 16K I-Cache, 16K D-Cache, 64K L2 TCM
 - o Two Arm Cortex-R5F MCUs in isolated MCU subsystem
 - Four Arm Cortex-R5F MCUs in general compute partition
- Two C66x floating point DSP, up to 1.35 GHz, 40 GFLOPS, 160 GOPS
- 3D GPU PowerVR Rogue 8XE GE8430, up to 750 MHz, 96 GFLOPS, 6 Gpix/sec
- Custom-designed interconnect fabric supporting near max processing entitlement
 Memory subsystem:
- Up to 8MB of on-chip L3 RAM with ECC and coherency
 - ECC error protection
 - Shared coherent cache
 - Supports internal DMA engine
- External Memory Interface (EMIF) module with ECC
 - Supports LPDDR4 memory types
 - Supports speeds up to 3733 MT/s
 - o 32-bit data bus with inline ECC up to 14.9GB/s
- General-Purpose Memory Controller (GPMC)
- 512KB on-chip SRAM in MAIN domain, protected by ECC Functional Safety:
- Functional Safety-Compliant targeted (on select part numbers)
 - Developed for functional safety applications
 - Documentation available to aid ISO 26262 functional safety system design up to ASIL-D/SIL-3 targeted
 - Systematic capability up to ASIL-D/SIL-3 targeted
 - Hardware integrity up to ASIL-D/SIL-3 targeted for MCU Domain
 - o Hardware integrity up to ASIL-B/SIL-2 targeted for Main Domain

- o Safety-related certification
 - ISO 26262 planned
- AEC-Q100 qualified on part number variants ending in Q1
- Device security (on select part numbers):
- Secure boot with secure runtime support
- Customer programmable root key, up to RSA-4K or ECC-512
- Embedded hardware security module
- Crypto hardware accelerators PKA with ECC, AES, SHA, RNG, DES and 3DES
 High speed serial interfaces:
- Integrated ethernet switch supporting (total of 8 external ports)
 - Up to eight 2.5Gb SGMII
 - Up to eight RMII (10/100) or RGMII (10/100/1000)
 - o Up to two QSGMII
- Up to four PCI-Express (PCIe) Gen3 controllers
 - Up to two lanes per controller
 - o Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
- Two USB 3.0 dual-role device (DRD) subsystem
 - o Two enhanced SuperSpeed Gen1 Ports
 - Each port supports Type-C switching
 - Each port independently configurable as USB host, USB peripheral, or USB DRD
- Automotive interfaces:
- Sixteen Modular Controller Area Network (MCAN) modules with full CAN-FD support
- Two CSI2.0 4L RX plus One CSI2.0 4L TX
 - 2.5Gbps RX throughput per lane (20Gbps total)
- Display subsystem:
- One eDP/DP interface with Multi-Display Support (MST)
 - o HDCP1.4/HDCP2.2 high-bandwidth digital content protection
- One DSI TX (up to 2.5K)
- Up to two DPI

Audio interfaces:

Twelve Multichannel Audio Serial Port (MCASP) modules

Video acceleration:

- Ultra-HD video, one (3840 × 2160p, 60 fps), or two (3840 × 2160p, 30 fps) H.264/H.265 decode
- Full-HD video, four (1920 × 1080p, 60 fps), or eight (1920 × 1080p, 30 fps) H.264/H.265 decode

Full-HD video, one (1920 × 1080p, 60 fps), or up to three (1920 × 1080p, 30 fps) H.264 encode

Flash memory interfaces:

- Embedded MultiMediaCard Interface (eMMC™ 5.1)
- Universal Flash Storage (UFS 2.1) interface with two lanes
- Two Secure Digital 3.0/Secure Digital Input Output 3.0 interfaces (SD3.0/SDI03.0)
- Two simultaneous flash interfaces configured as
 - o One OSPI and one QSPI flash interfaces
 - o or one HyperBus™ and one QSPI flash interface
- System-on-Chip (SoC) architecture:
- 16-nm FinFET technology
- 24 mm × 24 mm, 0.8-mm pitch, 827-pin FCBGA (ALF), enables IPC class 3 PCB routing TPS6594-Q1 Companion Power Management ICs (PMIC):
- Functional Safety support up to ASIL-D
- Flexible mapping to support different use cases