



ABSTRACT

This application report highlights the Jacinto7 AM6x/DRA8x/TDA4x Schematic Checklist Tool, which provides board design recommendations when using selected AM6/DRA8x/TDA4x devices. The tool is intended to supplement the information provided in the device-specific technical reference manual and data sheet. It is not an all-encompassing list, but rather a succinct reference for board designers that highlights certain caveats and care-about's related to different use cases. Links for additional device product pages and reference documents will be added as they become available.

The spreadsheet discussed in this document can be downloaded from the following URL: <https://www.ti.com/lit/zip/sprad91>.

Table of Contents

1 Introduction	2
1.1 Supporting Documentation	2
2 Schematic Checklist Tool	3
2.1 Features	3
2.2 Spreadsheet Overview	3
2.3 Checklist Worksheet	4
3 References	6
4 Revision History	6

List of Figures

Figure 2-1. Schematic Checklist Tool Default View	3
Figure 2-2. Warning: Enable Macro Content	4
Figure 2-3. Select Device Used in Design	5
Figure 2-4. Example Schematic Checklist for TDA4VM	5

List of Tables

Table 2-1. Status Definitions and Usage	6
---	---

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The Jacinto7 AM6x/DRA8x/TDA4x Schematic Checklist Tool provides a supplemental design check when creating designs with AM6x/DRA8x/TDA4x devices. The tool enables customers to review critical aspects of their design as well as track which items have been reviewed and which might still need additional attention. This document provides a detailed description on how to use the spreadsheet/tool and address some of the common questions/issues that may arise.

This tool is a companion to the other processor documentation (Data Manual, Technical Reference Manual, and so forth) and does not replace it or any documentation. If there are any discrepancies between this spreadsheet/tool and other documents, the documents take precedent (unless otherwise noted).

In reviewing a schematic design, often the Checklist Tool will refer you to TI's EVM design(s). In case of any discrepancy between TI EVMs and the device-specific data sheet, or other documentation, always follow the documentation (unless otherwise noted). Despite the designer's best efforts, the EVMs may contain errors that still function but are not completely aligned with the data sheet specification. The EVM designs are a great place for design information, but should not be considered as reference designs to be blindly reused.

1.1 Supporting Documentation

The Jacinto7 AM6x/DRA8x/TDA4x Schematic Checklist Tool supports the following devices:

- J7200
 - [DRA821U](#)
- J721E
 - [DRA829J](#)
 - [DRA829V](#)
 - [TDA4VM](#)
- J721S2
 - AM68
 - AM68A
 - AM68A-Q1
 - AM68D
 - TDA4AL-Q1
 - TDA4VE-Q1
 - TDA4VL-Q1
- J784S4
 - AM69A
 - AM69D
 - AM69S-Q1
 - TDA4AH-Q1
 - TDA4AP-Q1
 - TDA4VH-Q1
 - TDA4VP-Q1

For AM6x parts not in this list (for example, AM644x, AM62x), see the individual checklist documents on the product pages. For example: <https://www.ti.com/product/AM6442#tech-docs>

Links to TI hardware designs referenced by the checklist tool and/or to be used for reference:

- [SK-AM68](#) – AM68 Processor Starter Kit
- [SK-AM69](#) – AM69 Processor Starter Kit
- [SK-TDA4VM](#) – TDA4VM Processor Starter Kit for EdgeAI Vision Systems
- J21EXSOMG01EVM – TDA4VM and DRA829 System-on-Module EVM
- [J7200XSOMXEVM](#) – DRA821 System-on-Module EVM
- [TIDEP-01022](#) – Gateway Automotive Reference Design
- J721EXCP01EVM – Common Processor for Jacinto 7 System-on-Module(s)

Check the relevant Jacinto Processors Silicon Errata document when designing a board. This document contains important information on silicon issues that affect your board design.

Other useful application notes and links:

- Texas Instruments: [Jacinto 7 High-Speed Interface Layout Guidelines](#)
- Texas Instruments: [Jacinto 7 LPDDR4 Board Design and Layout Guidelines](#)
- [TISystem Configuration Tool](#)

2 Schematic Checklist Tool

2.1 Features

The key features of the Schematic Checklist Tool are highlighted in this section. The tool covers a wide range of topics regarding board design. However, the list is not exhaustive, and other items might need to be verified in your design. If you have specific questions about this tool or aspects of a design not covered by this tool, submit a ticket on the [TI E2E support forums](#).

Topics covered in this tool include:

- Power
- Reset
- Clocks
- Boot Modes
- Unused/Reserved Pins
- LPDDR4 Memory
- Serial Flash Memory
- High Speed Serial Interface
- Debug Support
- Other (I2C, MMC, ADC, and so forth)

2.2 Spreadsheet Overview

The Schematic Checklist Tool is comprised of Excel spreadsheet consisting of two worksheets: Checklist and Revision.

When loading a new/blank file, the Checklist worksheet is selected by default. This is the worksheet that is used to conduct the schematic review.

TEXAS INSTRUMENTS		Jacinto7 Schematic Checklist Tool		Revision: 2.00.0 Date: 02/01/2023	
Step 1: Enable Macros in Spreadsheet (else tool will not function correctly)					
Step 2: Select Device from Drop-Down Menu					
Click to Select Device					
Step 3. Complete Each Checklist Item / Update Status as Appropriate					
Additional information can be found in the corresponding documentation: SPRutbd					
Topic	Function	Item	Status	Comment/Notes	
Checklist will populate after selecting device.					

Figure 2-1. Schematic Checklist Tool Default View

The 'Revision' worksheet provides the history of changes for each revision of the tool, including updates to design recommendations, new board design items, and support for new devices as they become available.

2.3 Checklist Worksheet

2.3.1 Step 1: Enable Macros in Spreadsheet

The checklist tool is excel-based, and uses macros to configure the board design recommendations specific to each processor/device. For the checklist to function properly, Macros **MUST** be enabled.

When loading the file AM6x_DRA8x_TDA4x_SchemCheckList_Tool.xlsm into Excel, the following may appear at top of screen if macros are not already enabled. Make sure to select 'Enable Content'.





Figure 2-2. Warning: Enable Macro Content

Macros can also be enabled using Excel's menu. From Excel's menu, select 'File', 'Options', and 'Trust Center'. Then click 'Trust Center Settings'. In the Trust Center, select 'Macro Settings'.



Most configurations should select the second option 'Disable all macros with notification'. This selection disables macros, but then provides the option to selectively enable with security warning (previously discussed). Optionally you can select the fourth option 'Enable all macros'. However, as noted in the dialog box, this can open users up to harmful macros, and should be avoided if possible. Once the selection is made, Excel might need to be restarted and the checklist file reloaded.

Select 'Click to Select Device' and a drop-down menu appears listing all of the processors/devices supported by this tool. Select the device for which is included in your design. If your device is not shown, it is currently not supported by this tool. For those devices not included, see the device-specific processor's product page on TI.com for information on the individual schematic checklist documents.

Jacinto7 Schematic Checklist Tool

Revision: 2.00.0

Date: 02/01/2023

Step 1: Enable Macros in Spreadsheet (else tool will not function correctly)

Step 2: Select Device from Drop-Down Menu

Click to Select Device

Step 3. Complete Each Checklist Item / Update Status as Appropriate

Additional information can be found in the corresponding documentation: [SPRUtb014](#)

Topic	Function	Item	Status	Comment/Notes
<div style="border: 1px solid #ccc; height: 20px; width: 100%;"></div>	<div style="border: 1px solid #ccc; height: 20px; width: 100%;"></div>	<div style="border: 1px solid #ccc; height: 20px; width: 100%;"></div>	<div style="border: 1px solid #ccc; height: 20px; width: 100%;"></div>	<div style="border: 1px solid #ccc; height: 20px; width: 100%;"></div>

Checklist will populate after selecting device.

Once the device is select, the tool creates the relevant board design recommendations/checklist and updates the spreadsheet as shown in [Figure 2-4](#).

Texas Instruments		Jacinto7 Schematic Checklist Tool			Revision: 2.00 Date: 02/01/2023	
Device: TDA4VM					Additional information can be found in the corresponding documentation: SPRUb	
Topic	Function	Item	AM66 / DRA829 / TDA4VM Device Details	Status	Comment/Notes	
Power	Power Estimates	Have you used the output of the power model and estimates from the rest of your design to determine the power solution needed?	The power needed for each rail of the processor will vary based on the interfaces used and the environment in which it is operating. Power requirements must be determined using the power model. See ti.com for additional information.	Not Checked		
	Power Delivery Solution	Check that the design utilizes one of the recommended and supported power delivery solution/schemes defined for this processor.	The processor includes a many different power rails which must be powered with the correct voltage and correct sequence for proper operation. It is STRONGLY recommended all designs using one of the defined PDNs (Power Delivery Networks) for powering the processor. These power solutions are specifically defined to work with the processor and provide several different options for power/cost targets.			
			When using any of the PDNs, be aware the SMP5/LDO default voltages, power up/down sequences, and GPIO pin assignments are all defined as part of the Power Delivery solution. Check with the corresponding PDN User's Guide and/or the Power Management IC (PMIC) documentation for latest released details.			
Voltage Assignments (MCU)			Link to recommended Power Solutions application note:	Not Checked		
		Does the selected power solution account for latest power estimates, where CORE can exceed the implemented power solution on TI's	TI's EVM was released prior to finalizing all the power estimations and testing of the processor. The power models and power solutions have since been updated to include additional power capacity for VDD_CORE. This increase is not accounted for in	Not Checked		
		Have you checked that the correct voltage(s) are applied to the MCU VDD power rail to the device (VDD_MCU_0V85)?	Nominal voltage for VDD_MCU is 0.85V. Power Pins: L20, M19, M21...	Not Checked		
		Review with PDN (identified in other checklist entry) to ensure rail sourced from correct supply	Nominal voltage is 0.85V. Power Pins for VDDAR_MCU: K19, T19			
		Have you checked that the correct voltage(s) are applied to the MCU Analog power rail to the device (VDA_MCU_1V8)?	Nominal voltage for VDDA_ADC_MCU is 1.80V. Power pins: N22, M23	Not Checked		
		Review with PDN (identified in other checklist entry) to ensure rail sourced from correct supply	Nominal voltage for VDDA_WKUP is 1.80V. Power pins: H22 Nominal voltage for VDDA_PDR_WKUP is 1.80V. Power pins: P22 Nominal voltage for VDDA_MCU_PLUGPRO is 1.80V. Power pins: G18 Nominal voltage for VDDA_MCU_TEMP is 1.80V. Power pins: P21	Not Checked Not Checked Not Checked Not Checked		

The checklist can be reset by changing the device back to 'Click to Select Device'. This resets all status values back to default and erases all comments. Changing the device from one processor to another creates the checklist for the new device, and also resets status and/or comments that may have already been entered. Another method to reset the checklist is to just release the original file again.





2.3.3 Step 3: Complete Each Checklist Item / Update Status as Appropriate

The tool has created the checklist and ready for the schematic review. The expectation is that the reviewer will read each board design recommendation/item and use the information provided in the tool (and supporting documentation) to review their design. As the reviewer proceeds through the checklist, the status dropdown box can be used for the reviewer to document the status and the comment box can log any questions/comments that require follow-up.

The Schematic Checklist Tool worksheet is organized by different columns, including Topic, Function, Item, Device Details, Status, and Comments/Notes. Each column is described in detail below:

- **Topic:** The checklist is organized into major sections, referred to as Topics. The checklist can be sorted and filtered by Topic, helping users focus their review efforts on specific areas of their schematic design. Examples include Power, Clocks, Reset, LPDDR4, and so forth.
- **Function:** Each Topic is broken into several functional groups – referred to as Functions. Examples of Function within the Power Topic include Power Estimation, Power Delivery, Power Rails, and Power Sequence. The checklist can be sorted/filtered Function.
- **Item:** Each row in the spreadsheet is a unique board design recommendation. It is recommended each item reviewed against the user's schematic/design to help ensure design correctness. Each Item can be specifically tracked (status) and logged with feedback comments.
- **Device-Details:** Device details provides additional review details/information that could change with each processor. It can also provide device specific review statements or conditions.
- **Status:** The status field is a user updateable field, and provides the status for a specific schematic review item. Each item provides a drop-down menu providing one of four possible status selections. Each status is assigned a different color to help visually identify each. The checklist can be sorted/filtered on Status.

Table 2-1. Status Definitions and Usage

Status Selection	Status Description
	(Default). Each review item defaults to 'Not Checked' to indicate the task has not been started or completed.
	Indicates the item/task has been reviewed in the schematic/design, and verified to be correct.
	Indicates the item/task is not applicable for this design. Possible reasons could include a specific interface is not used, thus those review tasks are not relevant.
	Indicates the schematic/design may not align with the review information or other supplemental documentation. It could also be used to highlight open questions that are currently being investigated by the reviewer. Any questions that may need help from TI should be submitted to e2e.ti.com for follow-up.

- **Comments/Notes:** This user updateable field provides ability for reviewer to add comments or notes to a specific board design checklist item.

3 References

- Texas Instruments: [Jacinto 7 High-Speed Interface Layout Guidelines](#)
- Texas Instruments: [Jacinto 7 LPDDR4 Board Design and Layout Guidelines](#)

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (February 2023) to Revision A (May 2023)	Page
Updated associated zip file.....	2

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated